


HEXFET® Power MOSFET

$V_{DS}$	25	V
$R_{DS(on)}$ max (@ $V_{GS} = 10V$ )	1.35	mΩ
(@ $V_{GS} = 4.5V$ )	1.90	
$Q_g$ (typical)	25	nC
$I_D$ (@ $T_C$ (Bottom) = 25°C)	100Ⓣ	A



**Applications**

- Synchronous Rectifier MOSFET for Synchronous Buck Converters

**Features**

Low $R_{DS(on)}$ (<1.35mΩ)
Schottky Intrinsic Diode with Low Forward Voltage
Low Thermal Resistance to PCB (<1.3°C/W)
Low Profile (<0.9 mm)
Industry-Standard Pinout
Compatible with Existing Surface Mount Techniques
RoHS Compliant, Halogen-Free
MSL1, Industrial Qualification

results in  
⇒

**Benefits**

Lower Conduction Losses
Lower Switching Losses
Enable better thermal dissipation
Increased Power Density
Multi-Vendor Compatibility
Easier Manufacturing
Environmentally Friendlier
Increased Reliability

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRFH4213DPbF	PQFN 5mm x 6 mm	Tape and Reel	4000	IRFH4213DTRPbF

**Absolute Maximum Ratings**

	Parameter	Max.	Units
$V_{GS}$	Gate-to-Source Voltage	± 20	V
$I_D$ @ $T_A = 25^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V	40	A
$I_D$ @ $T_{C(Bottom)} = 25^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V	208ⓉⓈ	
$I_D$ @ $T_{C(Bottom)} = 100^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V	131ⓉⓈ	
$I_D$ @ $T_{C(Bottom)} = 25^\circ C$	Continuous Drain Current, $V_{GS}$ @ 10V (Source Bonding Technology Limited)	100Ⓣ	
$I_{DM}$	Pulsed Drain Current ①	400	
$P_D$ @ $T_A = 25^\circ C$	Power Dissipation ⑤	3.6	W
$P_D$ @ $T_{C(Bottom)} = 25^\circ C$	Power Dissipation	96	
	Linear Derating Factor ⑤	0.029	W/°C
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to + 150	°C

Notes ① through ⑦ are on page 8


**Static @ T<sub>J</sub> = 25°C (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	25	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 1.0mA	
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	—	21	—	mV/°C	Reference to 25°C, I <sub>D</sub> = 10mA	
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	1.10	1.35	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 50A ③	
		—	1.50	1.90		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 50A ③	
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.1	1.6	2.1	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 100μA	
ΔV <sub>GS(th)</sub>	Gate Threshold Voltage Coefficient	—	-4.5	—	mV/°C	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 10mA	
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	250	μA	V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V	
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> = 20V	
	Gate-to-Source Reverse Leakage	—	—	-100		V <sub>GS</sub> = -20V	
g <sub>fs</sub>	Forward Transconductance	340	—	—	S	V <sub>DS</sub> = 10V, I <sub>D</sub> = 50A	
Q <sub>g</sub>	Total Gate Charge	—	55	—	nC	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 13V, I <sub>D</sub> = 50A	
Q <sub>g</sub>	Total Gate Charge	—	25	38	nC	V <sub>DS</sub> = 13V V <sub>GS</sub> = 4.5V I <sub>D</sub> = 50A	
	Q <sub>gs1</sub>	Pre-V <sub>th</sub> Gate-to-Source Charge	—	9.4			—
	Q <sub>gs2</sub>	Post-V <sub>th</sub> Gate-to-Source Charge	—	4.1			—
	Q <sub>gd</sub>	Gate-to-Drain Charge	—	9.4			—
	Q <sub>godr</sub>	Gate Charge Overdrive	—	2.1			—
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )	—	13.5	—			
Q <sub>oss</sub>	Output Charge	—	27	—	nC	V <sub>DS</sub> = 16V, V <sub>GS</sub> = 0V	
R <sub>G</sub>	Gate Resistance	—	1.5	—	Ω		
t <sub>d(on)</sub>	Turn-On Delay Time	—	14	—	ns	V <sub>DD</sub> = 13V, V <sub>GS</sub> = 4.5V I <sub>D</sub> = 50A R <sub>G</sub> = 2.0Ω	
t <sub>r</sub>	Rise Time	—	30	—			
t <sub>d(off)</sub>	Turn-Off Delay Time	—	18	—			
t <sub>f</sub>	Fall Time	—	12	—			
C <sub>iss</sub>	Input Capacitance	—	3520	—	pF	V <sub>GS</sub> = 0V V <sub>DS</sub> = 13V f = 1.0MHz	
C <sub>oss</sub>	Output Capacitance	—	1070	—			
C <sub>rss</sub>	Reverse Transfer Capacitance	—	250	—			

**Avalanche Characteristics**







	Parameter	Typ.	Max.
E <sub>AS</sub>	Single Pulse Avalanche Energy ②	—	180
I <sub>AR</sub>	Avalanche Current ①	—	50






**Diode Characteristics**




	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	100 ⑦	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	400		
V <sub>SD</sub>	Diode Forward Voltage	—	—	0.8	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 50A, V <sub>GS</sub> = 0V ③
t <sub>rr</sub>	Reverse Recovery Time	—	26	37	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 50A, V <sub>DD</sub> = 13V
Q <sub>rr</sub>	Reverse Recovery Charge	—	35	53	nC	di/dt = 260A/μs ③


**Thermal Resistance**

	Parameter	Typ.	Max.	Units
R <sub>θJC</sub> (Bottom)	Junction-to-Case ④	—	1.3	°C/W
R <sub>θJC</sub> (Top)	Junction-to-Case ④	—	21	
R <sub>θJA</sub>	Junction-to-Ambient ⑤	—	35	
R <sub>θJA</sub> (<10s)	Junction-to-Ambient ⑤	—	21	


**Fig 1. Typical Output Characteristics**

**Fig 2. Typical Output Characteristics**

**Fig 3. Typical Transfer Characteristics**

**Fig 4. Normalized On-Resistance vs. Temperature**

**Fig 5. Typical Capacitance vs. Drain-to-Source Voltage**

**Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage**


**Fig 7. Typical Source-Drain Diode Forward Voltage**

**Fig 8. Maximum Safe Operating Area**

**Fig 9. Maximum Drain Current vs. Case Temperature**

**Fig 10. Threshold Voltage Vs. Temperature**

**Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case**



**Fig 12.** On-Resistance vs. Gate Voltage

**Fig 13.** Maximum Avalanche Energy vs. Drain Current

**Fig 14.** Typical Avalanche Current vs. Pulsewidth



- Circuit Layout Considerations**
- Low Stray Inductance
  - Ground Plane
  - Low Leakage Inductance


- $dv/dt$  controlled by  $R_G$
- Driver same type as D.U.T.
- $I_{SD}$  controlled by Duty Factor "D"
- D.U.T. - Device Under Test

\* Use P-Channel Driver for P-Channel Measurements  
 \*\* Reverse Polarity for P-Channel




\*\*\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 15. Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs**




**Fig 16a. Unclamped Inductive Test Circuit**




**Fig 16b. Unclamped Inductive Waveforms**




**Fig 17a. Switching Time Test Circuit**




**Fig 17b. Switching Time Waveforms**



**Fig 18. Gate Charge Test Circuit**



**Fig 19. Gate Charge Waveform**

**PQFN 5x6 Outline "B" Package Details**



DIM SYMBOL	MILLIMETERS		INCH	
	MIN	MAX	MIN	MAX
A	0.800	0.900	0.0315	0.0543
A1	0.000	0.050	0.0000	0.0020
A3	0.200 REF		0.0079 REF	
b	0.350	0.470	0.0138	0.0185
b1	0.025	0.125	0.0010	0.0049
b2	0.210	0.410	0.0083	0.0161
b3	0.150	0.450	0.0059	0.0177
D	5.000 BSC		0.1969 BSC	
D1	4.750 BSC		0.1870 BSC	
D2	4.100	4.300	0.1614	0.1693
E	6.000 BSC		0.2362 BSC	
E1	5.750 BSC		0.2264 BSC	
E2	3.380	3.780	0.1331	0.1488
e	1.270 REF		0.0500 REF	
e1	2.800 REF		0.1102 REF	
K	1.200	1.420	0.0472	0.0559
L	0.710	0.900	0.0280	0.0354
P	0°	12°	0°	12°
R	0.200 REF		0.0079 REF	
R2	0.150	0.200	0.0059	0.0079

*Note:*



1. Dimensions and tolerancing confirm to ASME Y14.5M-1994
2. Dimension L represents terminal full back from package edge up to 0.1mm is acceptable
3. Coplanarity applies to the expose Heat Slug as well as the terminal
4. Radius on terminal is Optional

For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: <http://www.irf.com/technical-info/appnotes/an-1136.pdf>

For more information on package inspection techniques, please refer to application note AN-1154: <http://www.irf.com/technical-info/appnotes/an-1154.pdf>

**PQFN 5x6 Part Marking**


Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

**PQFN 5x6 Tape and Reel**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


Note: All dimension are nominal

Package Type	Reel Diameter (Inch)	QTY	Reel Width W1 (mm)	Ao (mm)	Bo (mm)	Ko (mm)	P1 (mm)	W (mm)	Pin 1 Quadrant
5 X 6 PQFN	13	4000	12.4	6.300	5.300	1.20	8.00	12	Q1

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

**Qualification Information†**

<b>Qualification Level</b>	Industrial (per JEDEC JESD47F†† guidelines)	
<b>Moisture Sensitivity Level</b>	PQFN 5mm x 6mm	MSL1 (per JEDEC J-STD-020D††)
<b>RoHS Compliant</b>	Yes	

† Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/product-info/reliability>

†† Applicable version of JEDEC standard at the time of product release.

**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.107\text{mH}$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 50\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④  $R_\theta$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .
- ⑤ When mounted on 1 inch square PCB (FR-4). Please refer to AN-994 for more details:  
<http://www.irf.com/technical-info/appnotes/an-994.pdf>
- ⑥ Calculated continuous current based on maximum allowable junction temperature.
- ⑦ Current is limited to 100A by source bonding technology.

**Revision History**

Date	Comments
5/20/2013	<ul style="list-style-type: none"> <li>• Updated package 3D drawing, on page 1.</li> <li>• Added Continuous Drain Current limited by source bonding technology, on page 1.</li> <li>• Divided note 6 into note 6 &amp; 7, on page 8.</li> </ul>
4/10/2013	<ul style="list-style-type: none"> <li>• Release of final data sheet.</li> </ul>
8/12/13	<ul style="list-style-type: none"> <li>• Added "Fast/RFET™" above part number on page1</li> </ul>
3/19/2015	<ul style="list-style-type: none"> <li>• Updated package outline and tape and reel on pages 7 and 8.</li> </ul>