AISG Integrated Transceiver

General Description

The MAX9947 is an AISG-compliant, fully integrated transceiver.

The MAX9947 receiver offers a typical dynamic range of 20dB and integrates a bandpass filter that operates in the 2.176MHz frequency with a narrow 200kHz bandwidth.

The MAX9947 transmitter integrates a bandpass filter that is compliant with the AISG spectrum emission profile. It can modulate OOK signals up to 115.2kbps. The output power can be varied with external resistors from +7dBm to +12dBm to compensate for loss in the external circuitry and cabling.

The MAX9947 also features a direction output to facilitate the RS-485 bus arbitration in tower-mounted equipment.

The MAX9947 is available in a small, $3mm \times 3mm 16$ -pin TQFN and is rated for operation in the -40°C to +105°C temperature range.

Applications

- Base Stations
- Tower Equipment

Benefits and Features

- Receiver Wide Input Dynamic Range
 - -15dBm to +5dBm in 50Ω
- Variable Transmitter Output Level from +7dBm to +12dBm
- AISG-Compliant Output Emission Profile
- AutoDirection Output
- No Need of Microcontrollers to Handle Bus Arbitration in Tower-Mounted Equipment
- Supports All AISG Data Rates
 - 9.6kbps
 - 38.4kbps
 - 115.2kbps
- Bandpass Filter Compliant with AISG Protocol Centered Around 2.176MHz
- 3.0V to 5.5V Voltage Supply
- Independent Logic Supply
- Small, 3mm x 3mm 16-Pin TQFN Package

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	TOP MARK
MAX9947ETE+	-40°C to +105°C	16 TQFN-EP*	AHF

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad. Connect EP to GND to enhance thermal dissipation.



maxim integrated

Functional Diagram

AISG Integrated Transceiver

Absolute Maximum Ratings

V _{CC} to GND	-0.3V to +6V
V _L to GND	
TXOUT, BIAS to GND	
RXIN, XTAL1, XTAL2, SYNCOUT, RE	S to GND0.3V to +6V
TXIN, RXOUT, DIR, DIRMD1,	
DIRMD2 to GND	0.3V to (V _L + 0.3V)
Output Short-Circuit Current TXOUT,	
SYNCOUT to V _{CC} or GND	Continuous

All Other Pins Max In/Out Current	±20mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
16-Pin TQFN (derate 17.5mW/°C)	1399mW
Operating Temperature Range	-40°C to +105°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

TQFN

Junction-to-Ambient Thermal Resistance (θ_{JA}).......57.2°C/W Junction-to-Case Thermal Resistance (θ_{JC})......40°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

(V_{CC} = 5V, V_L = 3.3V, TXOUT connected with 50Ω to RXIN, 4.1kΩ resistor between BIAS and RES, 10kΩ resistor between RES and GND, 1kΩ resistor between SYNCOUT and V_{CC}, T_A = T_{MIN} to T_{MAX}, unless otherwise specified. XTAL frequency 8.704MHz ±30ppm. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CON	DITION	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS							
Supply Voltage	V _{CC}	Guaranteed by PSRI	२	3.0		5.5	V
Supply Current		T _A ≤ 85°C			23	35	mA
Supply Current	lcc	T _A > 85°C			27	40	mA
Logic Supply Voltage	VL	Guaranteed by logic	supply current	1.6		5.5	V
Logic Supply Current	١L	V _{TXIN} = 3.3V			138	380	μA
Receiver Power-Supply Rejection Ratio	wer-Supply $PSRB$ $3.0V \le V_{CC} \le 5.5V, V_{TXIN} = 3.3V$				60		dB
Output Power-Supply Rejection Ratio		$3.0V \le V_{CC} \le 5.5V, V_{CC} \le 5.5$	/ _{TXIN} = 0V	49	60		dB
LOGIC INPUTS AND OUTPUT	S						
Logic-Input High Threshold Voltage	V _{IH}	DIRMD1, DIRMD2, TXIN		0.7 x V _L			V
Logic-Input Low Threshold Voltage	VIL	DIRMD1, DIRMD2, 1	XIN			0.3 x V _L	V
Logic-Output High Threshold Voltage	V _{OH}	RXOUT, DIR source	RXOUT, DIR source 3.3mA				V
Logic-Output Low Threshold Voltage	V _{OL}	RXOUT, DIR sink 3.3	BmA			0.1 x V _L	V
		TXIN shorted to GNE) or V _L			±1	
Input Leakage Current	I _{IH} , I _{IL}	DIRMD1, DIRMD2	Shorted to GND	-1			μA
			Shorted to VL			+60	
SYNC INPUT (XTAL1) AND OL	JTPUT (SYNCOL	IT)					
Input High Threshold Voltage	V _{XTAL1_IH}			0.7 x V _{CC}			V

Electrical Characteristics (continued)

 $(V_{CC} = 5V, V_L = 3.3V, TXOUT$ connected with 50Ω to RXIN, 4.1kΩ resistor between BIAS and RES, 10kΩ resistor between RES and GND, 1kΩ resistor between SYNCOUT and V_{CC} , $T_A = T_{MIN}$ to T_{MAX} , unless otherwise specified. XTAL frequency 8.704MHz ±30ppm. Typical values are at $T_A = +25^{\circ}$ C.) (Note 2)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
Input Low Threshold Voltage	V _{XTAL1_IL}				0.3 x V _{CC}	V
Input High Leakage Current	I _{XTAL1} IH				10	μA
Input Low Leakage Current	IXTAL1 IL				-10	μA
Output Low Voltage	VSYNCOUT OL	SYNCOUT source 3.3mA			0.4	V
RECEIVER FILTER						
Passband	f _{PB_L} , f _{PB_H}	Input amplitude 1.12V _{P-P} (the input carrier is recognized)	1.1		4.17	MHz
Extra Carrier Receiver Immunity	fIM1_L, fIM1_H	2.176MHz carrier amplitude $(112.4mV_{P-P} \pm 3dB)$, extra carrier amplitude $0.8V_{P-P}$, $V_{DIRMD1} = V_{DIRMD2} = 0V (9.6kbps)$	1.1		4.17	MHz
RECEIVER						
Input Voltage Range	V _{IN}	V _{CC} = 3.0V to 5.5V, f _{RXIN} = 2.176MHz			1.12	V _{P-P}
Equivalent Input Power Range	P _{IN}	V _{CC} = 3.0V to 5.5V, f _{RXIN} = 2.176MHz			+5	dBm
		f = f _O , T _A ≤ 85°C	11	18		1.0
Input Impedance	Z _{IN}	f = f _O , T _A > 85°C	9	18		kΩ
Thus sheld Malta as Desare	N		-18	-15	-12	dBm
Threshold Voltage Range	V _{TH}	f _{RXIN} = 2.176MHz	79.72	112.4	158.48	mV _{P-P}
TRANSMITTER						
Output Frequency	f _O			2.176		MHz
Output Frequency Variation	Δf _O	(Note 5)			±100	ppm
		(1 - 1)	11.1	12		dBm
Output On Level at TXOUT		V _{RES} = 1.5V (maximum)	2.24	2.52		V _{P-P}
(Note 6)	V _{OUT}	$\lambda_{} = 0.7\lambda_{-}$		5.38	6.28	dBm
		V _{RES} = 0.7V (minimum)		1.30	1.17	V _{P-P}
Output Off Power Level at TXOUT (Note 6)	Роит	OOK off level			-40	dBm
Output Emission Profile		(Note 7)	Spec Mask 3	forms to a trum Emi 3GPP TS ee Figure	ssions 25.461,	
	7	DC	0.03			6
Output Impedance	Z _{OUT}	f _{SW} = 10MHz		2.5		Ω
Amplifier Gain Bandwidth	GBW			54		MHz
TXOUT Short-Circuit Protection	I _{SC}	Short to GND or $V_{CC},$ guaranteed over V_{CC} range			±200	mA

Electrical Characteristics (continued)

(V_{CC} = 5V, V₁ = 3.3V, TXOUT connected with 50Ω to RXIN, 4.1kΩ resistor between BIAS and RES, 10kΩ resistor between RES and GND, $1k\Omega$ resistor between SYNCOUT and V_{CC} , $T_A = T_{MIN}$ to T_{MAX} , unless otherwise specified. XTAL frequency 8.704MHz ±30ppm. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDIT	MIN	TYP	MAX	UNITS	
SWITCHING CHARACTERISTI	CS	-					
		RXIN to RXOUT, VDIRM	D1 = V _{DIRMD2} = 0V		8.9	11	
Receiver Propagation Delay	^t RX	RXIN to RXOUT, V _{DIRM} V _{DIRMD2} = 0V (38.4kbp V _{DIRMD2} = 3.3V (115.2k	s), V _{DIRMD1} = 0V,		5.5	11	μs
Receiver Output Rise and Fall Time	t _R , t _F	10% to 90%, $R_L = 1k\Omega$,		20		ns	
Transmitter Propagation Delay	t _{TX}	TXIN to TXOUT				5	μs
DIR to RXOUT Delay (Note 8)	^t DIR, SKEW			270			ns
		$V_{\text{DIRMD1}} = V_{\text{DIRMD2}} = 0$)V (9.6kbps)		1667		
Direction Duration High	^t DIR, HIGH	V _{DIRMD1} = 3.3V, V _{DIRMD}	₂ = 0V (38.4kbps)		417		μs
		V _{DIRMD1} = 0V, V _{DIRMD2}		137			
Receiver Output Data		RXIN fed by an OOK 2.176MHz sinusoidal	RXIN = 0dBm		-7.5	±10	%
Duty-Cycle Variation	ΔDC	signal with 50% duty cycle (Note 9)	RXIN = -10dBm		+2	±10	%

Note 2: All devices are 100% production tested at $T_A = +25^{\circ}C$. Specification over temperature limits are guaranteed by design.

Note 3: Defined as $\Delta V_{RXIN} / \Delta V_{CC}$ at DC.

Note 4. Defined as $\Delta V_{TXOUT} / \Delta V_{CC}$ at DC. **Note 5:** Output frequency variation determined by external crystal tolerance.

Note 6: See the Transmission Output Power section for external resistor values.

Note 7: Guaranteed by design with a recommended 470pF capacitor between RXIN and ground. Measurements above 150MHz are determined by setup.

Note 8: See Figure 1.

Note 9: ±2µs envelope rise/fall.

Typical Operating Characteristics

 $(V_{CC} = 5V, V_L = 3.3V, TXOUT$ connected with 50 Ω to RXIN, RXIN connected to 50 Ω in series with 220nF to GND, R1 = 10k Ω between BIAS and RES, R2 = ∞ , pullup SYNCOUT with 1k Ω to V_L , T_A = T_{MIN} to T_{MAX}, unless otherwise specified.)



Typical Operating Characteristics (continued)

 $(V_{CC} = 5V, V_L = 3.3V, TXOUT$ connected with 50 Ω to RXIN, RXIN connected to 50 Ω in series with 220nF to GND, R1 = 10k Ω between BIAS and RES, R2 = ∞ , pullup SYNCOUT with 1k Ω to V_L , T_A = T_{MIN} to T_{MAX}, unless otherwise specified.)



Typical Operating Characteristics ($V_{CC} = 5V$, $V_L = 3.3V$, TXOUT connected with 50 Ω to RXIN, RXIN connected to 50 Ω in series with 220nF to GND, R1 = 10k Ω between BIAS and RES, R2 = ∞ , pullup SYNCOUT with 1k Ω to V_L , $T_A = T_{MIN}$ to T_{MAX} , unless otherwise specified.)



Typical Operating Characteristics (continued)

 $(V_{CC} = 5V, V_L = 3.3V, TXOUT connected with 50\Omega to RXIN, RXIN connected to 50\Omega in series with 220nF to GND, R1 = 10k\Omega between BIAS and RES, R2 = <math>\infty$, pullup SYNCOUT with 1k Ω to V_L , $T_A = T_{MIN}$ to T_{MAX} , unless otherwise specified.)



RECEIVER INPUT (dBm)



RECEIVER OUTPUT DUTY CYCLE vs. RECEIVER INPUT (115.2kbps)



RECEIVER OUTPUT DUTY CYCLE



AISG Integrated Transceiver

Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	SYNCOUT	Sync Output. Open-drain output that outputs the 8.704MHz clock to synchronize other devices.
2	TXIN	Digital Signal Input
3	VL	Logic Supply Voltage
4	RXOUT	Digital Signal Output
5	DIR	Direction Output. DIR is asserted high when the data stream is seen at the receiver (RXIN).
6	DIRMD2	Duration Mode Select Input 2
7	DIRMD1	Duration Mode Select Input 1
8, 16	GND	Ground
9	RES	External Resistors' Connection to Set the Output Power Level
10	BIAS	Output Bias Reference. Used with RES to set the output power level. Decouple BIAS with 1µF to GND.
11	RXIN	OOK-Modulated Input Signal
12	TXOUT	OOK-Modulated Output Signal
13	V _{CC}	Analog Supply Voltage
14	XTAL1	External Crystal Input Terminal. Feed with 8.704MHz (±30ppm) input clock for external synchronization.
15	XTAL2	External Crystal Input Terminal. Connect to GND for external synchronization.
_	EP	Exposed Pad. Connect EP to GND to enhance thermal dissipation.

AISG Integrated Transceiver

Detailed Description

The MAX9947 is an AISG-compliant, fully integrated transceiver.

The MAX9947 transmitter includes an OOK modulator, a bandpass filter that is compliant with the AISG spectrum emission profile, and an output amplifier. The output power can be varied with external resistors from +7dBm to +12dBm (+1dBm to +6dBm at the feeder cable) to compensate for loss in the external circuitry and cabling. The OOK carrier is generated by applying an external crystal at 8.704MHz to the OOK internal modulator through the XTAL1 and XTAL2 pins. An external clock source at the same frequency can also be applied to XTAL1 by connecting XTAL2 to ground.

The MAX9947 receiver includes a narrow 200kHz bandwidth bandpass filter that operates around the 2.176MHz center frequency. It also includes an OOK demodulator and a comparator that reconstruct the digital signal. The minimum sensitivity of the receiver is -15dBm (typ) in compliance with the AISG standard specifications.

The MAX9947 also features a direction output to facilitate the RS-485 bus arbitration in tower-mounted equipment.

Direction Output

The MAX9947 provides a direction output pin (DIR) that indicates the direction of the data flow. This feature is very useful in the tower that acts as a slave in the AISG

protocol. The base is the master and it controls the flow of the data by performing the bus arbitration. The output DIR allows the equipment in the tower to avoid any involvement in the bus arbitration. See the <u>Typical Application Circuit</u> (<u>Connectivity at the Tower</u>) that shows how the MAX9947 can be used in the tower in conjunction with the RS-485 transceiver such as the MAX13485E or MAX13486E.

The output DIR drives the DE (driver output enable) and RE_ (receiver output enable) of the RS-485 transceiver.

Whenever the data flows from RXIN to RXOUT, the output DIR is asserted high. When the MAX9947 is located in the tower, the data flow is being sent from the base (master) to the tower (slave). On the other side, when the data flows in the opposite direction, from TXIN to TXOUT the output DIR is asserted low. However, the MAX9947 internal state machine is sensing both the TXIN and RXIN lines, and can recognize the correct flow of data and avoid asserting the DIR high.

Figure 1 and Figure 2 show the timing diagrams of the DIR functionality. When the data flows from RXIN to RXOUT, DIR remains high for 16 bit-times after the last logic-level low bit within the 8-bit protocol data. This is compliant with the AISG specification saying that the RS-485 transmitter stops driving the bus within 20 bit-times after the last stop bit is sent.

The input pins DIRMD2 and DIRMD1 define the duration of the bit time, as shown in <u>Table 1</u>.



Figure 1. The MAX9947 on the Tower: Communication Flow is from the Base to the Tower



Figure 2. The MAX9947 on the Tower: Communication Flow is from the Tower to the Base

Table 1. Bit-Time Duration Selector

DIRMD2*	DIRMD1*	AISG DATA RATE (kbps)	UNITY BIT TIME (µs)		
0	0	9.6	104.16		
0	1	38.4	26.04		
1	0	115.2	8.68		
1	1	Not used	Not used		

*DIRMD1 and DIRMD2 are internally pulled down.



Figure 3. AISG Standard Modem Spectrum Emission Mask

Applications Information

Emission Output Profile

The AISG standard defines the maximum spectrum emission that all the OOK modulating devices must be compliant with. Such a spectrum is represented in Figure 3. The MAX9947 is compliant with the AISG standard.

An external 470pF capacitor connected between RXIN and ground is recommended for compliance above 25MHz (see the <u>Typical Application Circuit (Connectivity</u> <u>at the Base)</u> and <u>Typical Application Circuit (Connectivity</u> <u>at the Tower)</u>).

External Termination and AC-Coupling to Feeder Cable

The MAX9947 transceiver works in conjunction with an external 50I termination. The termination is connected serially between TXOUT and the feeder cable. It acts as series termination for the transmitting path (data flowing from TXIN to TXOUT) and acts as parallel termination when data is being received on RXIN.

The output of the transmitter is biased at 1.5V to maximize the power-supply rejection ratio and minimize the emission. It is recommended that the device be AC-coupled to the feeder cable through either an external RF filter or a series 100nF capacitor.

Transmission Output Power

The MAX9947 output level at TXOUT can be set by using two external resistors that connect at the RES and BIAS pins as shown in the <u>Typical Application</u> <u>Circuit (Connectivity at the Base)</u> and <u>Typical Application</u> <u>Circuit (Connectivity at the Tower)</u>. The maximum voltage at TXOUT is $2.52V_{P-P}$. Assuming that the feeder cable is terminated into a 50 Ω impedance, the external filter is lossless at 2.176MHz, and a series 50 Ω termination is being used as in the <u>Typical Application Circuit</u> (Connectivity at the Base) and <u>Typical Application Circuit</u> (Connectivity at the Tower), the output level of $2.52V_{P-P}$ corresponds to +6dBm at the feeder cable.

The TXOUT voltage level can be varied according to the following equations:

 $V_{TXOUT} (V_{P-P}) = (2.52V_{P-P} \times V_{RES} (V))/1.5V$ $V_{RES} (V) = 1.5V \times R2/(R1 + R2)$ $V_{TXOUT} (V_{P-P}) = 2.52V_{P-P} \times R2/(R1 + R2)$

Use R1 = 0Ω for maximum voltage level of 2.52V_{P-P}.

The voltage at the RES pin must be between 0.84V and 1.5V. It implies that the minimum voltage level at TXOUT is approximately 1.41V that corresponds to +1dBm at the feeder cable. It is recommended that a 1μ F capacitor be connected between the BIAS pin and ground.

To obtain the nominal power level of +3dBm at the feeder cable as the AISG standard requires, use R1 = $4.1k\Omega$ and R2 = $10k\Omega$ that provide $1.78V_{P-P}$ at TXOUT.

The MAX9947 can provide up to $2.52V_{P-P}$ to compensate for potential loss within the external filter, cable, connections, and termination.

Receiver-Input Range and Threshold

The maximum OOK input power at RXIN into the 50Ω external termination is +5dBm. For a single-tone signal at 2.176MHz, 5dBm corresponds to $1.12V_{P-P}$.

The MAX9947 internal threshold is -15dBm (112.4mV_{P-P}) with \pm 3dB accuracy in compliance with the AISG standard specifications. This threshold sets the minimum input signal level that is recognized as OOK carrier being present (level logic-low).

Consider a corner case where the OOK signal at 2.176MHz present at the RXIN pin is at the minimum level of -15dBm \pm 3dB. To avoid the saturation of the receiver input stage, any other adjacent carrier with power-up to +5dBm must be either below 1.1MHz or above 4.5MHz.

External Clock

The MAX9947 integrated AISG transceiver operates with an external crystal at 4x the 2.176MHz frequency, or 8.704MHz. The crystal is required to achieve the ±100ppm frequency stability specification of the AISG standard. A crystal with ±30ppm is recommended along with two 40pF (±10% tolerance) capacitors connected to ground as shown in <u>Typical Application Circuit</u> (Connectivity at the Base) and <u>Typical Application Circuit</u> (Connectivity at the Tower). The capacitors do not affect the oscillation frequency.

Multiple MAX9947 devices can share the same crystal by using the SYNCOUT pin. One device acts as a master and provides the 8.704MHz clock signal to the slave device(s) through such a pin. To configure a device as a slave, XTAL2 should be connected to ground. The external clock coming from the master device feeds the XTAL1 pin of the slave device through a series $10k\Omega$ resistor.

Connect a $1 k \Omega$ pullup resistor to V_{CC} from the SYNCOUT pin of the master device.

AISG Integrated Transceiver



Typical Application Circuit (Connectivity at the Base)



Typical Application Circuit (Connectivity at the Tower)

Chip Information PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 TQFN-EP	T1633F+3	<u>21-0136</u>	<u>90-0033</u>



Package Information (continued)

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

DEE		8L 3x3			12L 3>	(3	1	6L 3x3													
REF.	MIN.	NOM.	MAX.	MIN.	NOM	I. MAX.	MIN.	NOM.	MAX.						EXF	POSE	D PA) var	IATIO	DNS	
A	0.70		0.80	0.70	-	-	0.70	0.75	0.80			PKG COD). DES	MIN.	D2 NOM.	MAX.	MIN.	E2 NOM.	MAX.	PIN ID	JEDEC
b	0.25		0.35	0.20	-		0.20		0.30			TQ8		0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC
D	2.90		3.10	2.90	-	-	2.90	3.00	3.10			T123		0.25	1.10	1.25	0.25	1.10	1.25	0.35 x 45°	WEED-1
Е	2.90		3.10						3.10			T123		0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45 0.35 x 45°	WEED-1
e	-	.65 BSC			0.50 B	-		.50 BS				T123		0.95	1.10	1.25	0.95	1.10	1.25		
L	0.35		0.75	0.45	0.55	0.65	0.30	0.40	0.50											0.35 x 45°	WEED-2
N		8			12			16					33-2C	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
ND		2			3			4					33F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2
NE		2			3			4					33FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2
A1	0	0.02		0	0.02		0		0.05			T163		0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
A2).20 REF	-		0.20 R	EF	-	.20 RE	F _			T163	33 - 4C	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
k	0.25	-	-	0.25	-	-	0.25	-	-			T163	33MK-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
					Fک	POS	FD P	AD V		TIONS	\$										
			D	<u>,</u>			E2			L			_								
PKG COD	ES	MIN.	_		ЛАХ.	MIN.	NOM.	MAX.	A 4 M			PIN ID									
T123		_	-		.25			MAX. 1.25	MIN. 0.35	NOM. 0.45	MAX. 0.55	0.35 x 4	F ⁰								
1123	3-4	0.95	1.1		.20	0.95	1.10														
T400		0.05	1.		1.05																
T163		0.95	1.1		1.25	0.95	1.10	1.25	0.25	0.35	0.45	0.35 x 4	5°								
T163 OTES	3-5C	0.95	1.1	10 1	1.25	0.95 0.95	1.10 1.10	1.25 1.25	0.25 0.25	0.35 0.35	0.45 0.45		5°								
T163 IOTES 1. 2. 3. 4. 5. 7.	33-5C CIMEI ALL D N IS T THE T TERM MAY DIMEI ND AN DEPC	0.95 NSIONII IMENSI THE TO TERMIN MINAL # BE EITH NSION I ND NE F PULAT	1.1 NG & IONS TAL N AL #1 1 IDE HER # D APF REFE	TOLE ARE IUMBI IDEN IDEN NTIFI MOL PLIES R TO S POS	I.25 IN MIL ER OF NTIFIE ER AF .D OR TO MI THE N SSIBLI	0.95 0.95 CING CC LIMETE TERM R AND RE OPT MARKI ETALLI IUMBEI E IN A S	1.10 1.10 DNFOF ERS. A INALS. TERMI IONAL ED FEA ZED TE R OF T SYMME	1.25 1.25 NGLES NAL N BUT N TURE ERMIN ERMIN	0.25 0.25 ASME 1 ARE II UMBER MUST B AL AND IAL S OF	0.35 0.35 14.5M- N DEGR ING CO E LOCA IS MEA N EACH IION.	0.45 0.45 1994. EES. NVENT TED W SUREE D AND	0.35 x 44 0.35 x 44 ION SHAL ITHIN THE D BETWEE E SIDE RE	5° 5° E ZONE	INDIC/ mm AN FIVELY.	чтер. т D 0.25 r	HE TEF	RMINAL	#1 IDE	NTIFIE		
$ \begin{array}{c} T163\\ IOTES\\ 1\\ 2\\ 3\\ 4\\ 6\\ 7\\ 8\\ 9\\ 11\\ 12 \end{array} $	33-5C DIMEI ALL D N IS T THE T TERM MAY DIMEI ND AN DEPC COPL DRAV LEAD MARK NUME WARF	0.95 NSIONII IMENSI THE TO ERMIN MINAL # BE EITH NSION I NSION I NSION I NO NE F PULAT ANARIT VING CO DIMEN ING SH ER OF PAGE N	I 1 1 NG & ONS TAL N AL #1 1 IDE HER # D APF REFEI ION IS TY AP DNFC SION OWN LEAD OOT TO	TOLE ARE IUMBI I IDEN NTIFI A MOL VPLIES R TO S POS PPLIES ORMS I IS FC DS SH	ERANC IN MIL ER OF NTIFIE ER AF D OR TO MI THE N SSIBLI S TO T TO JE DR PA	0.95 0.95 CING CC LIMETE TERM R AND RE OPT MARKE ETALLI IUMBEI E IN A S THE EX DEC M CKAGE ARE FC 0.10mm	1.10 1.10 DNFOF ERS. A INALS. TERMI IONAL ED FEA ZED TE R OF T SYMME POSEL 0220 F CORIEL DR REF	1.25 1.25 NGLES NAL N BUT N TURE ERMIN ERMIN ERMIN ERMIN ERMIN ERMIN ERMIN ERMIN ERMIN	0.25 0.25 ASME N ALAND IALS OF ALAND IALS OF SINK S ON C. 1 DN REF CE ONI	0.35 0.35 114.5M- N DEGR ING CO E LOCA IS MEA N EACH ION. SLUG AS (1233-4, ERENC	0.45 0.45 1994. EES. NVENT TED W SUREE D AND S WELL T1633-1 E ONLY	0.35 × 44 0.35 × 44 ION SHAL ITHIN THE D BETWEE E SIDE RE AS THE T 5 AND T10	5° 5° 1 CONF 2 ZONE EN 0.20 F ESPECT	INDIC/ mm AN FIVELY ALS.	ATED. T D 0.25 r	HE TEF nm FRC 1 ITTLE PAC 8, 1	RMINAL DM TER		NTIFIEI TIP. Min NE, N, 3x3		REV.

AISG Integrated Transceiver

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/09	Initial release	—
1	9/10	Corrected Figures 1 and 3, added soldering temperature	2, 10, 11
2	6/11	Changed top mark in Ordering Information	1
3	7/11	Added θ_{JA} and θ_{JC} data	2
4	4/16	Updated Electrical Characteristics and Ordering Information tables, Figure 3	1–4, 11, 15, 16

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.