



CCB LC450210PCH

CMOS LSI

1/8 to 1/16 Duty Dot Matrix LCD Controller Driver

ON Semiconductor®

<http://onsemi.com>

Overview

The LC450210PCH is the 1/8 to 1/16 duty dot matrix LCD controller driver. By controlling this driver with a microcontroller, it is used in applications such as character display and simple graphic display etc. This driver can drive a LCD panel of up to 3,200 dots (16 × 16 dot font: 1-line display of up to 12 digits and 128 segments, 5 × 7 dot font: 2-line display of up to 40 digits). The operating temperature range is from -40 to +105 [°C].

Features

- Selectable duty ratio by serial data: 1/8 duty to 1/16 duty

1/8 duty: 8 × 200 = 1,600 dots	1/11 duty: 11 × 200 = 2,200 dots	1/14 duty: 14 × 200 = 2,800 dots
1/9 duty: 9 × 200 = 1,800 dots	1/12 duty: 12 × 200 = 2,400 dots	1/15 duty: 15 × 200 = 3,000 dots
1/10 duty: 10 × 200 = 2,000 dots	1/13 duty: 13 × 200 = 2,600 dots	1/16 duty: 16 × 200 = 3,200 dots
- Selectable LCD bias voltage ratio by serial data: 1/4 bias or 1/5 bias
- Selectable inversion drive of LCD drive waveform by serial data: line inversion or frame inversion
- Adjustable frame frequency of common and segment output waveforms and clock frequency of voltage booster by serial data, for preventing interference with the frequency of the backlight.
- Selectable operation modes by serial data: power-saving mode (maintains display data),
the state of display (ON, all ON, all OFF, all forced OFF)
- Built-in oscillator circuit (built-in resistor and capacitor for oscillation)
- Selectable fundamental clock operating modes by serial data: internal oscillator operating mode or external clock operating mode
- Input of serial data supports CCB* format (for 5V and 3V)
- Selectable voltage range of power supply for logic block by setting REGE pad

(VDD): +4.5V to +5.5V	(5V power supply (REGE=VDD))
+2.7V to +3.6V	(3V power supply (REGE=VSS))
- Built-in quadruple and quintuple voltage booster with discharge function

Base voltage of boosting (VBTI2): +3.2V (Typ.)	(5V power supply (REGE=VDD))
(VBTI1=VBTI2): +2.7V to VDD[V]	(3V power supply (REGE=VSS))
- Power supply for LCD driver block (V_{LCD}): +16.0V (Typ.) (V_{DD}=5V, Quintuple voltage booster is used.)

+16.5V	(V _{DD} =3.3V, Quintuple voltage booster is used.)
+4.5V to +16.5V	(range with external power supply)

Continued on next page.

- CCB is ON Semiconductor®'s original format. All addresses are managed by ON Semiconductor® for this format.

- CCB is a registered trademark of Semiconductor Components Industries, LLC.

ORDERING INFORMATION

See detailed ordering and shipping information on page 53 of this data sheet.

LC450210PCH

Allowable Operating Ranges at $T_a = -40$ to $+105^\circ\text{C}$, $V_{SS} = 0\text{V}$

Parameter	Symbol	Conditions	Ratings			Unit
			Min.	Typ.	Max.	
Supply voltage	V_{DD}	VDD, REGE = VDD	4.5		5.5	V
		VDD, REGE = VSS	2.7		3.6	
	V_{LCD}	VLCD, When VLCD is supplied from the outside.	4.5		16.5	
Input base voltage for voltage booster	V_{BT1}	VBT1, $V_{DD} = 4.5\text{V to }5.5\text{V}$ (REGE = VDD), Quadruple/Quintuple voltage booster is used.	4.5		V_{DD}	V
	V_{BT2}	VBT1, VBT2 (VBT1 = VBT2), $V_{DD} = 2.7\text{V to }3.6\text{V}$ (REGE = VSS), Quadruple voltage booster is used.	2.7		V_{DD} (≤ 3.6)	V
VBT1, VBT2 (VBT1 = VBT2), $V_{DD} = 2.7\text{V to }3.3\text{V}$ (REGE = VSS), Quintuple voltage booster is used.		2.7		V_{DD} (≤ 3.3)		
Input voltage for LCD drive bias voltage generator	V_{LCD0}	VLCD0, Contrast adjuster is not used.	4.5 (Note. 1)	(Note. 1)	V_{LCD} (Note. 1)	V
	V_{LCD1} V_{LCD2} V_{LCD3} V_{LCD4}	VLCD1, VLCD2, VLCD3, VLCD4, LCD drive bias voltage generator is not used.		(Note.1)		V
	V_{LCD5}	VLCD5		0 (Note.1)		V
Input High-level voltage	V_{IH1}	CE, CL, DI, $\overline{\text{RES}}$, OSCI $V_{DD} = 4.5\text{V to }5.5\text{V}$ (REGE = VDD)	$0.5V_{DD}$		5.5	V
		CE, CL, DI, $\overline{\text{RES}}$, OSCI $V_{DD} = 2.7\text{V to }3.6\text{V}$ (REGE = VSS)	$0.8V_{DD}$		3.6	
	V_{IH2}	REGE	$0.8V_{DD}$		5.5	
Input Low-level voltage	V_{IL1}	CE, CL, DI, $\overline{\text{RES}}$, TSIN1 to TSIN4, OSCI $V_{DD} = 4.5\text{V to }5.5\text{V}$ (REGE = VDD)	0		$0.2V_{DD}$	V
		CE, CL, DI, $\overline{\text{RES}}$, TSIN1 to TSIN4, OSCI $V_{DD} = 2.7\text{V to }3.6\text{V}$ (REGE = VSS)	0		$0.2V_{DD}$	
	V_{IL2}	REGE	0		$0.2V_{DD}$	
External clock input frequency	f_{CK}	OSCI, External clock operating mode [Fig.1]	100	300	600	kHz
External clock duty	D_{CK}	OSCI, External clock operating mode [Fig.1]	30	50	70	%
Data setup time	tds	CL, DI [Fig.2], [Fig.3]	160			ns
Data hold time	tdh	CL, DI [Fig.2], [Fig.3]	160			ns
CE wait time	tcp	CE, CL [Fig.2], [Fig.3]	160			ns
CE setup time	tcs	CE, CL [Fig.2], [Fig.3]	160			ns
CE hold time	tch	CE, CL [Fig.2], [Fig.3]	160			ns
High-level clock pulse width	$t_{\phi H}$	CL [Fig.2], [Fig.3]	160			ns
Low-level clock pulse width	$t_{\phi L}$	CL [Fig.2], [Fig.3]	160			ns
Rise time	tr	CE, CL, DI [Fig.2], [Fig.3]		160		ns
Fall time	tf	CE, CL, DI [Fig.2], [Fig.3]		160		ns
Reset pulse minimum width	twres	$\overline{\text{RES}}$ [Fig.5] to [Fig.8]	1.0			ms

(Note.1) Follow a condition of $V_{LCD} \geq V_{LCD0} > V_{LCD1} > V_{LCD2} > V_{LCD3} > V_{LCD4} > V_{LCD5}$.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

LC450210PCH

Electrical Characteristics in the Allowable Operating Ranges

Parameter	Symbol	PAD	Conditions	Ratings			Unit
				Min.	Typ.	Max.	
Hysteresis	V_H	CE, CL, DI, \overline{RES} , OSCI	$V_{DD} = 4.5V$ to $5.5V$ (REGE = VDD)		$0.03V_{DD}$		V
			$V_{DD} = 2.7V$ to $3.6V$ (REGE = VSS)		$0.05V_{DD}$		
Input High-level current	I_{IH1}	CE, CL, DI, \overline{RES} , OSCI	$V_I = 3.6V$			5.0	μA
			$V_I = 5.5V$, Supply more than $2.7V$ to V_{DD} before V_I is input.			5.0	
	I_{IH2}	REGE	$V_I = 5.5V$			5.0	
Input Low-level current	I_{IL1}	CE, CL, DI, \overline{RES} , TSIN1 to TSIN4, REGE, OSCI	$V_I = 0V$	-5.0			μA
Input current for voltage booster	I_{BT1}	VBT1	$V_{DD} = 5.5V$, $V_{BT1} = 5.5V$, REGE = VDD, Quadruple voltage booster is used. Contrast adjuster is used. LCD drive bias voltage generator is used. Common and segment outputs are open. display on (normal display)		2,050	4,100	μA
			$V_{DD} = 5.5V$, $V_{BT1} = 5.5V$, REGE = VDD, Quintuple voltage booster is used. Contrast adjuster is used. LCD drive bias voltage generator is used. Common and segment outputs are open. display on (normal display)		2,550	5,100	
	I_{BT2}	VBT2	$V_{DD} = 3.6V$, $V_{BT1} = V_{BT2} = 3.6V$, REGE = VSS, Quadruple voltage booster is used. Contrast adjuster is used. LCD drive bias voltage generator is used. Common and segment outputs are open. display on (normal display)		2,000	4,000	
			$V_{DD} = 3.3V$, $V_{BT1} = V_{BT2} = 3.3V$, REGE = VSS, Quintuple voltage booster is used. Contrast adjuster is used. LCD drive bias voltage generator is used. Common and segment outputs are open. display on (normal display)		2,500	5,000	
ON-resistance of segment driver output	R_{ONS}	S1 to S200	$V_{LCD} = 4.5V$ (with external supply), $V_{LCD0} = 4.5V$ (with external input), V_{LCD1} to $V_{LCD5} = 1/5$ bias (with external input)			20	$k\Omega$
ON-resistance of common driver output	R_{ONC}	COM1 to COM16	$V_{LCD} = 4.5V$ (with external supply), $V_{LCD0} = 4.5V$ (with external input), V_{LCD1} to $V_{LCD5} = 1/5$ bias (with external input)			20	$k\Omega$
Output voltage	V_{BT2}	VBT2	$V_{BT1} = 4.5V$ to $5.5V$ (REGE = VDD) Voltage booster is used. Contrast adjuster is not used. LCD drive bias voltage generator is not used. No-load.	3.09	3.2	3.3	V
	V_{LCD}	VLCD	Quadruple voltage booster is used. Contrast adjuster is not used. LCD drive bias voltage generator is not used. No-load.	$(V_{BT2} \times 4) - 0.4$	$V_{BT2} \times 4$	$(V_{BT2} \times 4) + 0.4$	
			Quintuple voltage booster is used. Contrast adjuster is not used. LCD drive bias voltage generator is not used. No-load.	$(V_{BT2} \times 5) - 0.4$	$V_{BT2} \times 5$	16.5	
Oscillator frequency	fosc	Internal clock generator	Internal oscillator operating mode	210	300	390	kHz

Continued on next page.

LC450210PCH


Continued from preceding page.

Parameter	Symbol	PAD	Conditions	Ratings			Unit
				Min.	Typ.	Max.	
Power current	I _{DD1}	V _{DD}	<Power-saving mode> V _{DD} = 3.6V (REGE = V _{SS}), communication inactive, Input level is V _{SS} or V _{DD} .			15	μA
			< Power-saving mode > V _{DD} = 5.5V (REGE = V _{DD}), communication inactive, Input level is V _{SS} or V _{DD} .		50	120	
	I _{DD2}	V _{DD}	<Normal mode> V _{DD} = 3.6V (REGE = V _{SS}), display on (normal display), internal oscillator operating mode, communication inactive, Input level is V _{SS} or V _{DD} .		100	500	
			< Normal mode > V _{DD} = 5.5V (REGE = V _{DD}), display on (normal display), internal oscillator operating mode, communication inactive, Input level is V _{SS} or V _{DD} .		150	600	
	I _{LCD}	V _{LCD}	< Normal mode > V _{LCD} = 16.5V (with external supply), display on (normal display), Voltage booster is not used. Contrast adjuster is used. LCD drive bias voltage generator is used. Common and segment outputs are open.		500	1,000	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

LC450210PCH

(1) Clock timing of OSCI pad in the external clock operating mode




$$f_{CK} = \frac{1}{t_{CKH} + t_{CKL}} \text{ [kHz]}$$

$$D_{CK} = \frac{t_{CKH}}{t_{CKH} + t_{CKL}} \times 100[\%]$$


[Fig.1]

(2) When CL is stopped at the low level



[Fig.2]


(3) When CL is stopped at the high level



[Fig.3]

LC450210PCH

Block Diagram



LC450210PCH

Pad Functions

Pad Name	Pad No.	Function	Active	I/O	Handling when unused
VDD	231 to 234	This is a power supply for logic block. REGE = VDD: Supply a voltage from 4.5V to 5.5V to VDD. REGE = VSS: Supply a voltage from 2.7V to 3.6V to VDD. In addition, make sure to connect a capacitor between VDD and VSS.	-	-	-
VSS	226 to 229, 235 to 243	Make sure to connect VSS to ground.	-	-	-
VLOGIC	216	This is a monitor of a regulator output for logic power supply. Do not use VLOGIC with an external circuit.	-	O	OPEN
REGE	230	This is an input for controlling the regulator of logic power supply and the regulator of voltage booster. Depending on specification of power supply, make sure to connect REGE to VDD or VSS. REGE = VDD: 5V Power supply is used. The regulator of logic power supply runs. The regulator of voltage booster runs. REGE = VSS: 3V Power supply is used. The regulator of logic power supply stops. The regulator of voltage booster stops.	-	I	-
S1 to 200	2 to 201	These are segment driver outputs.	-	O	OPEN
COM1 to 8, COM9 to16	313 to 320, 210 to 203	These are common driver outputs.	-	O	OPEN
VBT1	244 to 248	This is an input for a base voltage for voltage booster. <u>< When voltage booster is used ></u> Make sure to connect a capacitor between VBT11 and VSS. REGE = VDD: Input the voltage from 4.5V to $V_{DD}[V]$ to VBT11. REGE = VSS: Connect VBT11 to VBT12, and Input the voltage from 2.7V to $V_{DD}[V]$ to VBT11. (When quadruple booster is used : $V_{BT11} \leq 3.6V$, When quintuple booster is used : $V_{BT11} \leq 3.3V$) <u>< When voltage booster is not used ></u> Make sure to open VBT11.	-	I	OPEN
VBT2	249 to 253	This is an input-output for a base voltage for voltage booster. <u>< When voltage booster is used ></u> Make sure to connect a capacitor between VBT12 and VSS. REGE = VDD: VBT12 outputs a base voltage for voltage booster. REGE = VSS: Connect VBT11 to VBT12, and Input the voltage from 2.7V to $V_{DD}[V]$ to VBT11. (When quadruple booster is used : $V_{BT11} \leq 3.6V$, When quintuple booster is used : $V_{BT11} \leq 3.3V$) <u>< When voltage booster is not used ></u> Make sure to open VBT12.	-	I/O	OPEN
CP1P, CP12N, CP2P, CP3P, CP34N, CP4P	254 to 257, 258 to 264, 265 to 268, 269 to 272, 273 to 279, 280 to 283	These are Input-outputs for voltage booster. <u>< When quadruple voltage booster is used ></u> Make sure to connect a capacitor between CP1P(+) and CP12N(-). Make sure to connect a capacitor between CP2P(+) and CP12N(-). Make sure to connect a capacitor between CP3P(+) and CP34N(-). Make sure to connect CP4P and VLCD. <u>< When quintuple voltage booster is used ></u> Make sure to connect a capacitor between CP1P(+) and CP12N(-). Make sure to connect a capacitor between CP2P(+) and CP12N(-). Make sure to connect a capacitor between CP3P(+) and CP34N(-). Make sure to connect a capacitor between CP4P(+) and CP34N(-). <u>< When voltage booster is not used ></u> Make sure to open CP1P, CP12N, CP2P, CP3P, CP34N and CP4P.	-	I/O	OPEN

Continued on next page.

LC450210PCH


Continued from preceding page.

Pad Name	Pad No.	Function	Active	I/O	Handling when unused
VLCD	284 to 289	<p>This is a power supply for LCD driver block. Make sure to connect a capacitor between VLCD and VSS.</p> <p><u>< When voltage booster is used ></u> (i) When quadruple booster is used: VLCD outputs the booster voltage ($V_{BT1} \times 4$). (ii) When quintuple booster is used: VLCD outputs the booster voltage ($V_{BT1} \times 5$).</p> <p><u>< When voltage booster is not used ></u> Supply a voltage from 4.5V to 16.5V to VLCD. When contrast adjuster is used, follow a condition of $V_{LCD} \geq V_{LCD0} + 2.4V$.</p>	-	I/O	-
VLCD0	290 to 294	<p>This is an input-output for the LCD drive bias voltage (High level). Make sure to connect a capacitor between VLCD0 and VLCD5.</p> <p><u>< When contrast adjuster is used ></u> VLCD0 outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5). Follow a condition of $V_{LCD0} \leq V_{LCD} - 2.4V$.</p> <p><u>< When contrast adjuster is not used ></u> Input the LCD drive bias voltage (High level) to V_{LCD0} from the outside, and follow a condition of $V_{LCD1} < V_{LCD0} \leq V_{LCD}$.</p>	-	I/O	OPEN
VLCD1	306 to 308	<p>This is an input-output for the LCD drive bias voltage (3/4 level, 4/5 level). Make sure to connect a capacitor between VLCD1 and VLCD5.</p> <p><u>< When LCD drive bias voltage generator is used ></u> (i) When 1/4 bias is used: VLCD1 outputs the LCD drive bias voltage ($3/4 \times V_{LCD0}$). (ii) When 1/5 bias is used: VLCD1 outputs the LCD drive bias voltage ($4/5 \times V_{LCD0}$).</p> <p><u>< When LCD drive bias voltage generator is not used ></u> (i) When 1/4 bias is used: Input the LCD drive bias voltage ($3/4 \times V_{LCD0}$) to VLCD1 from the outside, and follow a condition of $V_{LCD2} < V_{LCD1} < V_{LCD0}$. (ii) When 1/5 bias is used: Input the LCD drive bias voltage ($4/5 \times V_{LCD0}$) to VLCD1 from the outside, and follow a condition of $V_{LCD2} < V_{LCD1} < V_{LCD0}$.</p>	-	I/O	OPEN
VLCD2	300 to 302	<p>This is an input-output for the LCD drive bias voltage (2/4 level, 3/5 level). Make sure to connect a capacitor between VLCD2 and VLCD5.</p> <p><u>< When LCD drive bias voltage generator is used ></u> (i) When 1/4 bias is used: VLCD2 outputs the LCD drive bias voltage ($2/4 \times V_{LCD0}$). (ii) When 1/5 bias is used: VLCD2 outputs the LCD drive bias voltage ($3/5 \times V_{LCD0}$).</p> <p><u>< When LCD drive bias voltage generator is not used ></u> (i) When 1/4 bias is used: Input the LCD drive bias voltage ($2/4 \times V_{LCD0}$) to VLCD2 from the outside, and follow a condition of $V_{LCD4} < V_{LCD2} < V_{LCD1}$. (ii) When 1/5 bias is used: Input the LCD drive bias voltage ($3/5 \times V_{LCD0}$) to VLCD2 from the outside, and follow a condition of $V_{LCD3} < V_{LCD2} < V_{LCD1}$.</p>	-	I/O	OPEN
VLCD3	303 to 305	<p>This is an input-output for the LCD drive bias voltage (2/5 level).</p> <p><u>< When LCD drive bias voltage generator is used ></u> (i) When 1/4 bias is used: Make sure to open VLCD3. (ii) When 1/5 bias is used: VLCD3 outputs the LCD drive bias voltage ($2/5 \times V_{LCD0}$). Make sure to connect a capacitor between VLCD3 and VLCD5.</p> <p><u>< When LCD drive bias voltage generator is not used ></u> (i) When 1/4 bias is used: Make sure to open VLCD3. (ii) When 1/5 bias is used: Make sure to connect a capacitor between VLCD3 and VLCD5. Input the LCD drive bias voltage ($2/5 \times V_{LCD0}$) to VLCD3 from the outside, and follow a condition of $V_{LCD4} < V_{LCD3} < V_{LCD2}$.</p>	-	I/O	OPEN

Continued on next page.

LC450210PCH

Continued from preceding page.

Pad Name	Pad No.	Function	Active	I/O	Handling when unused
VLCD4	309 to 311	<p>This is an input-output for the LCD drive bias voltage (1/4 level, 1/5 level). Make sure to connect a capacitor between VLCD4 and VLCD5.</p> <p><u>< When LCD drive bias voltage generator is used ></u> (i) When 1/4 bias is used: VLCD4 outputs the LCD drive bias voltage ($1/4 \times V_{LCD0}$). (ii) When 1/5 bias is used: VLCD4 outputs the LCD drive bias voltage ($1/5 \times V_{LCD0}$).</p> <p><u>< When LCD drive bias voltage generator is not used ></u> (i) When 1/4 bias is used: Input the LCD drive bias voltage ($1/4 \times V_{LCD0}$) to VLCD4 from the outside, and follow a condition of $V_{LCD5} < V_{LCD4} < V_{LCD2}$. (ii) When 1/5 bias is used: Input the LCD drive bias voltage ($1/5 \times V_{LCD0}$) to VLCD4 from the outside, and follow a condition of $V_{LCD5} < V_{LCD4} < V_{LCD3}$.</p>	-	I/O	OPEN
VLCD5	295 to 299	<p>This is an input-output for the LCD drive bias voltage (Low level). Make sure to connect VLCD5 to VSS even if the LCD drive bias generator is not used.</p>	-	I	VSS
OSCI	221	<p>This is an input for the external clock, when external clock operating mode is selected. By "Set of display method" instruction, OC = 0 (internal oscillator operating mode): Make sure to connect OSCI to VSS. OC = 1 (external clock operating mode): OSCI is used to input the external clock.</p>	-	I	VSS
CE	218	These are Inputs for transferring serial data. These pads are connected to a controller.	H	I	VSS
CL	220	CE: Chip enables. CL: Synchronous clock.		I	
DI	219	DI: Transfer data.	-	I	
$\overline{\text{RES}}$	217	<p>This is an input for reset of this LSI.</p> <p>$\overline{\text{RES}} = \text{VSS}$: The state of this LSI is reset. Refer to about the "System Reset".</p> <p>$\overline{\text{RES}} = \text{VDD}$: Normal state.</p>	L	I	VSS
TSIN1 to TSIN4	222 to 225	<p>These are inputs for a test. Make sure to connect these pads to VSS.</p>	-	I	VSS
TSOUT1 to TSOUT3	212 to 214	<p>These are outputs for a test. Make sure to open these pads.</p>	-	O	OPEN
TSO	215	<p>These are output for a test. Make sure to open this pad.</p>	-	O	OPEN
DUMMY	1, 202, 211, 312	<p>These are dummy pads. These pads are not available. Don't connect between dummy pads. Moreover, don't use them with an external circuit.</p>	-	-	OPEN

Correspondence of RAM and Segment Output Pad

Set of column address direction	Normal direction (SDIR = "0") Reversed direction (SDIR = "1")	Segment output pad																		
		S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S193	S194	S195	S196	S197	S198	S199	S200	
Page address	0	D1_1	D2_1	D3_1	D4_1	D5_1	D6_1	D7_1	D8_1	D9_1	D10_1	D193_1	D194_1	D195_1	D196_1	D197_1	D198_1	D199_1	D200_1	
		D1_2	D2_2	D3_2	D4_2	D5_2	D6_2	D7_2	D8_2	D9_2	D10_2	D193_2	D194_2	D195_2	D196_2	D197_2	D198_2	D199_2	D200_2
		D1_3	D2_3	D3_3	D4_3	D5_3	D6_3	D7_3	D8_3	D9_3	D10_3	D193_3	D194_3	D195_3	D196_3	D197_3	D198_3	D199_3	D200_3
		D1_4	D2_4	D3_4	D4_4	D5_4	D6_4	D7_4	D8_4	D9_4	D10_4	D193_4	D194_4	D195_4	D196_4	D197_4	D198_4	D199_4	D200_4
		D1_5	D2_5	D3_5	D4_5	D5_5	D6_5	D7_5	D8_5	D9_5	D10_5	D193_5	D194_5	D195_5	D196_5	D197_5	D198_5	D199_5	D200_5
		D1_6	D2_6	D3_6	D4_6	D5_6	D6_6	D7_6	D8_6	D9_6	D10_6	D193_6	D194_6	D195_6	D196_6	D197_6	D198_6	D199_6	D200_6
		D1_7	D2_7	D3_7	D4_7	D5_7	D6_7	D7_7	D8_7	D9_7	D10_7	D193_7	D194_7	D195_7	D196_7	D197_7	D198_7	D199_7	D200_7
		D1_8	D2_8	D3_8	D4_8	D5_8	D6_8	D7_8	D8_8	D9_8	D10_8	D193_8	D194_8	D195_8	D196_8	D197_8	D198_8	D199_8	D200_8
		D1_9	D2_9	D3_9	D4_9	D5_9	D6_9	D7_9	D8_9	D9_9	D10_9	D193_9	D194_9	D195_9	D196_9	D197_9	D198_9	D199_9	D200_9
		D1_10	D2_10	D3_10	D4_10	D5_10	D6_10	D7_10	D8_10	D9_10	D10_10	D193_10	D194_10	D195_10	D196_10	D197_10	D198_10	D199_10	D200_10
		D1_11	D2_11	D3_11	D4_11	D5_11	D6_11	D7_11	D8_11	D9_11	D10_11	D193_11	D194_11	D195_11	D196_11	D197_11	D198_11	D199_11	D200_11
		D1_12	D2_12	D3_12	D4_12	D5_12	D6_12	D7_12	D8_12	D9_12	D10_12	D193_12	D194_12	D195_12	D196_12	D197_12	D198_12	D199_12	D200_12
		D1_13	D2_13	D3_13	D4_13	D5_13	D6_13	D7_13	D8_13	D9_13	D10_13	D193_13	D194_13	D195_13	D196_13	D197_13	D198_13	D199_13	D200_13
		D1_14	D2_14	D3_14	D4_14	D5_14	D6_14	D7_14	D8_14	D9_14	D10_14	D193_14	D194_14	D195_14	D196_14	D197_14	D198_14	D199_14	D200_14
		D1_15	D2_15	D3_15	D4_15	D5_15	D6_15	D7_15	D8_15	D9_15	D10_15	D193_15	D194_15	D195_15	D196_15	D197_15	D198_15	D199_15	D200_15
		D1_16	D2_16	D3_16	D4_16	D5_16	D6_16	D7_16	D8_16	D9_16	D10_16	D193_16	D194_16	D195_16	D196_16	D197_16	D198_16	D199_16	D200_16
00H	01H	02H	03H	04H	05H	06H	07H	08H	09H	C0H	C1H	C2H	C3H	C4H	C5H	C6H	C7H		

Column address CRA0 to CRA7


Line address

LNA0 to LNA3


Transfer Format of Serial Data

This LSI has several internal registers. These internal registers are written by CCB interface. Structure of transfer bits consists of CCB address and instruction data. First 8 bits are CCB address. The subsequent bits are instruction data. The bit number of instruction data is different depending on an instruction, and these bits are from 16 bits to 272 bits. The serial data is taken by the positive edge of the CL signal, which is latched by the negative edge of the CE signal. When the number of data in CE="High level" period is different from the defined number, LSI does not execute the instruction and holds the old state. For more information about the number of instruction data, refer to "Instruction Table".

(1) When CL is stopped at the low level



(2) When CL is stopped at the high level



- B0 to B3, A0 to A3 CCB address is "B2H"
- D0 to D271 Instruction data (from 16 bits to 272 bits)

Instruction Table

Instruction	D0	D1	D2	D3	...	D126	D127	D128	D129	D130	D131	...	D236	D237	D238	D239	D240	D241	D242	D243	D244	D245	D246	D247	D248	D249	D250	D251	D252	D253	D254	D255	...	D264	D265	D266	D267	D268	D269	D270	D271	Total bits (Note.3)																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
Set of display method (Note.1)	/	/	/	...	/	/	/	/	/	/	/	...	/	/	/	OC	1	0	1	0	0	0	0	1	0	D10	D11	D12	D13	DR	WVVC	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	32																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Control of display ON / OFF (Note.2)	/	/	/	...	/	/	/	/	/	/	/	...	/	/	/	/	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	16																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
Set of line address	/	/	/	...	/	/	/	/	/	/	/	...	/	/	/	/	0	1	2	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	16																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
Write display data to RAM (8×15 bits in a lump) (Note.4)	/	/	/	...	/	/	/	/	/	/	/	...	/	/	/	/	m1	m2	m3	m4	m5	m6	m7	m8	m9	m10	m11	m12	m13	m14	m15	m16	m17	m18	m19	m20	m21	m22	m23	m24	m25	m26	m27	m28	m29	m30	m31	m32	m33	m34	m35	m36	m37	m38	m39	m40	m41	m42	m43	m44	m45	m46	m47	m48	m49	m50	m51	m52	m53	m54	m55	m56	m57	m58	m59	m60	m61	m62	m63	m64	m65	m66	m67	m68	m69	m70	m71	m72	m73	m74	m75	m76	m77	m78	m79	m80	m81	m82	m83	m84	m85	m86	m87	m88	m89	m90	m91	m92	m93	m94	m95	m96	m97	m98	m99	m100	m101	m102	m103	m104	m105	m106	m107	m108	m109	m110	m111	m112	m113	m114	m115	m116	m117	m118	m119	m120	m121	m122	m123	m124	m125	m126	m127	m128	m129	m130	m131	m132	m133	m134	m135	m136	m137	m138	m139	m140	m141	m142	m143	m144	m145	m146	m147	m148	m149	m150	m151	m152	m153	m154	m155	m156	m157	m158	m159	m160	m161	m162	m163	m164	m165	m166	m167	m168	m169	m170	m171	m172	m173	m174	m175	m176	m177	m178	m179	m180	m181	m182	m183	m184	m185	m186	m187	m188	m189	m190	m191	m192	m193	m194	m195	m196	m197	m198	m199	m200	m201	m202	m203	m204	m205	m206	m207	m208	m209	m210	m211	m212	m213	m214	m215	m216	m217	m218	m219	m220	m221	m222	m223	m224	m225	m226	m227	m228	m229	m230	m231	m232	m233	m234	m235	m236	m237	m238	m239	m240	m241	m242	m243	m244	m245	m246	m247	m248	m249	m250	m251	m252	m253	m254	m255	m256	m257	m258	m259	m260	m261	m262	m263	m264	m265	m266	m267	m268	m269	m270	m271	m272	m273	m274	m275	m276	m277	m278	m279	m280	m281	m282	m283	m284	m285	m286	m287	m288	m289	m290	m291	m292	m293	m294	m295	m296	m297	m298	m299	m300	m301	m302	m303	m304	m305	m306	m307	m308	m309	m310	m311	m312	m313	m314	m315	m316	m317	m318	m319	m320	m321	m322	m323	m324	m325	m326	m327	m328	m329	m330	m331	m332	m333	m334	m335	m336	m337	m338	m339	m340	m341	m342	m343	m344	m345	m346	m347	m348	m349	m350	m351	m352	m353	m354	m355	m356	m357	m358	m359	m360	m361	m362	m363	m364	m365	m366	m367	m368	m369	m370	m371	m372	m373	m374	m375	m376	m377	m378	m379	m380	m381	m382	m383	m384	m385	m386	m387	m388	m389	m390	m391	m392	m393	m394	m395	m396	m397	m398	m399	m400	m401	m402	m403	m404	m405	m406	m407	m408	m409	m410	m411	m412	m413	m414	m415	m416	m417	m418	m419	m420	m421	m422	m423	m424	m425	m426	m427	m428	m429	m430	m431	m432	m433	m434	m435	m436	m437	m438	m439	m440	m441	m442	m443	m444	m445	m446	m447	m448	m449	m450	m451	m452	m453	m454	m455	m456	m457	m458	m459	m460	m461	m462	m463	m464	m465	m466	m467	m468	m469	m470	m471	m472	m473	m474	m475	m476	m477	m478	m479	m480	m481	m482	m483	m484	m485	m486	m487	m488	m489	m490	m491	m492	m493	m494	m495	m496	m497	m498	m499	m500	m501	m502	m503	m504	m505	m506	m507	m508	m509	m510	m511	m512	m513	m514	m515	m516	m517	m518	m519	m520	m521	m522	m523	m524	m525	m526	m527	m528	m529	m530	m531	m532	m533	m534	m535	m536	m537	m538	m539	m540	m541	m542	m543	m544	m545	m546	m547	m548	m549	m550	m551	m552	m553	m554	m555	m556	m557	m558	m559	m560	m561	m562	m563	m564	m565	m566	m567	m568	m569	m570	m571	m572	m573	m574	m575	m576	m577	m578	m579	m580	m581	m582	m583	m584	m585	m586	m587	m588	m589	m590	m591	m592	m593	m594	m595	m596	m597	m598	m599	m600	m601	m602	m603	m604	m605	m606	m607	m608	m609	m610	m611	m612	m613	m614	m615	m616	m617	m618	m619	m620	m621	m622	m623	m624	m625	m626	m627	m628	m629	m630	m631	m632	m633	m634	m635	m636	m637	m638	m639	m640	m641	m642	m643	m644	m645	m646	m647	m648	m649	m650	m651	m652	m653	m654	m655	m656	m657	m658	m659	m660	m661	m662	m663	m664	m665	m666	m667	m668	m669	m670	m671	m672	m673	m674	m675	m676	m677	m678	m679	m680	m681	m682	m683	m684	m685	m686	m687	m688	m689	m690	m691	m692	m693	m694	m695	m696	m697	m698	m699	m700	m701	m702	m703	m704	m705	m706	m707	m708	m709	m710	m711	m712	m713	m714	m715	m716	m717	m718	m719	m720	m721	m722	m723	m724	m725	m726	m727	m728	m729	m730	m731	m732	m733	m734	m735	m736	m737	m738	m739	m740	m741	m742	m743	m744	m745	m746	m747	m748	m749	m750	m751	m752	m753	m754	m755	m756	m757	m758	m759	m760	m761	m762	m763	m764	m765	m766	m767	m768	m769	m770	m771	m772	m773	m774	m775	m776	m777	m778	m779	m780	m781	m782	m783	m784	m785	m786	m787	m788	m789	m790	m791	m792	m793	m794	m795	m796	m797	m798	m799	m800	m801	m802	m803	m804	m805	m806	m807	m808	m809	m810	m811	m812	m813	m814	m815	m816	m817	m818	m819	m820	m821	m822	m823	m824	m825	m826	m827	m828	m829	m830	m831	m832	m833	m834	m835	m836	m837	m838	m839	m840	m841	m842	m843	m844	m845	m846	m847	m848	m849	m850	m851	m852	m853	m854	m855	m856	m857	m858	m859	m860	m861	m862	m863	m864	m865	m866	m867	m868	m869	m870	m871	m872	m873	m874	m875	m876	m877	m878	m879	m880	m881	m882	m883	m884	m885	m886	m887	m888	m889	m890	m891	m892	m893	m894	m895	m896	m897	m898	m899	m900	m901	m902	m903	m904	m905	m906	m907	m908	m909	m910	m911	m912	m913	m914	m915	m916	m917	m918	m919	m920	m921	m922	m923	m924	m925	m926	m927	m928	m929	m930	m931	m932	m933	m934	m935	m936	m937	m938	m939	m940	m941	m942	m943	m944	m945	m946	m947	m948	m949	m950	m951	m952	m953	m954	m955	m956	m957	m958	m959	m960	m961	m962	m963	m964	m965	m966	m967	m968	m969	m970	m971	m972	m973	m974	m975	m976	m977	m978	m979	m980	m981	m982	m983	m984	m985	m986	m987	m988	m989	m990	m991	m992	m993	m994	m995	m996	m997	m998	m999	144
Write display data to RAM (16×16 bits in a lump) (Note.5)	/	/	/	...	/	/	/	/	/	/	/	...	/	/	/	/	m1	m2	m3	m4	m5	m6	m7	m8	m9	m10	m11	m12	m13	m14	m15	m16	m17	m18	m19	m20	m21	m22	m23	m24	m25	m26	m27	m28	m29	m30	m31	m32	m33	m34	m35	m36	m37	m38	m39	m40	m41	m42	m43	m44	m45	m46	m47	m48	m49	m50	m51	m52	m53	m54	m55	m56	m57	m58	m59	m60	m61	m62	m63	m64	m65	m66	m67	m68	m69	m70	m71	m72	m73	m74	m75	m76	m77	m78	m79	m80	m81	m82	m83	m84	m85	m86	m87	m88	m89	m90	m91	m92	m93	m94	m95	m96	m97	m98	m99	m100	m101	m102	m103	m104	m105	m106	m107	m108	m109	m110	m111	m112	m113	m114	m115	m116	m117	m118	m119	m120	m121	m122	m123	m124	m125	m126	m127	m128	m129	m130	m131	m132	m133	m134	m135	m136	m137	m138	m139	m140	m141	m142	m143	m144	m145	m146	m147	m148	m149	m150	m151	m152	m153	m154	m155	m156	m157	m158	m159	m160	m161	m162	m163	m164	m165	m166	m167	m168	m169	m170	m171	m172	m173	m174	m175	m176	m177	m178	m179	m180	m181	m182	m183	m184	m185	m186	m187	m188	m189	m190																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										

LC450210PCH

Explanation of Instruction Data

1. "Set of display method" instruction

The display method is set by "Set of display method" instruction.

After having reset a system by RES="Low level", make sure to execute "Set of display method" first.

Instruction data (32 bits)																															
D240	D241	D242	D243	D244	D245	D246	D247	D248	D249	D250	D251	D252	D253	D254	D255	D256	D257	D258	D259	D260	D261	D262	D263	D264	D265	D266	D267	D268	D269	D270	D271
OC	0	1	0	DBC	CTC0	CTC1	0	DT0	DT1	DT2	DT3	DR	WVC	1	0	CDIR	SDIR	1	0	DBF0	DBF1	DBF2	0	FC0	FC1	FC2	FC3	0	0	0	1
								(LSB)		(MSB)										(LSB)	(MSB)	(LSB)		(MSB)							

(1-1) OC ... This is control data to set a fundamental clock operating mode.

Internal oscillator operating mode and external clock operating mode are set by this control data.

When the internal oscillator operating mode is set, clock generator begins to run after power-saving mode is canceled (BU="0").

OC	Fundamental clock operating mode	The state of OSCI
0	Internal oscillator operating mode	Make sure to connect OSCI to VSS.
1	External clock operating mode	Input the clock f_{CK} from 100 to 600 [kHz].

(1-2) DBC ... This is control data to set a state of voltage booster.

Run or Stop of voltage booster is set by this control data.

About the combination of DBC, CTC0 and CTC1, refer to the following table.

(1-3) CTC0, CTC1 ... These are control data to set a state of contrast adjuster and LCD drive bias voltage generator.

Run or Stop of contrast adjuster and LCD drive bias voltage generator is set by these control data.

About the combination of DBC, CTC0 and CTC1, refer to the following table.

DBC	CTC0	CTC1	Voltage booster	Contrast adjuster	LCD drive bias voltage generator
0	0	0	Stop	Stop	Stop
0	0	1	Stop	Stop	Run
0	1	0	Stop	Run	Stop
0	1	1	Stop	Run	Run
1	0	0	Run	Stop	Stop
1	0	1	Run	Stop	Run
1	1	0	Run	Run	Stop
1	1	1	Run	Run	Run

LC450210PCH

About the state of Voltage booster, VBTI1, VBTI2 and VLCD, refer to the following table.

The state of voltage booster	The state of VBTI1	The state of VBTI2	The state of VLCD
Unused	Make sure to open VBTI1.	Make sure to open VBTI2.	Supply a voltage from 4.5V to 16.5V to VLCD from the outside.
Quadruple voltage booster is used.	<p>< REGE=VDD > Input the voltage from 4.5V to $V_{DD}[V]$ to VBTI1.</p> <p>< REGE=VSS > Connect VBTI1 to VBTI2.</p>	<p>< REGE=VDD > VBTI2 outputs a base voltage for voltage booster.</p> <p>< REGE=VSS > Connect VBTI1 to VBTI2, and Input the voltage from 2.7V to $V_{DD}[V]$ ($\leq 3.6V$) to VBTI1.</p>	VLCD outputs the $(V_{BTI2} \times 4)$ voltage
Quintuple voltage booster is used.	<p>< REGE=VDD > Input the voltage from 4.5V to $V_{DD}[V]$ to VBTI1.</p> <p>< REGE=VSS > Connect VBTI1 to VBTI2.</p>	<p>< REGE=VDD > VBTI2 outputs a base voltage for voltage booster.</p> <p>< REGE=VSS > Connect VBTI1 to VBTI2, and Input the voltage from 2.7V to $V_{DD}[V]$ ($\leq 3.3V$) to VBTI1.</p>	VLCD outputs the $(V_{BTI2} \times 5)$ voltage


(Note.1) During (1) or (2) time, voltage booster stops forcibly and is the discharge state. In the discharge state, the electric potential of VLCD is same as VBTI1.

- (1) The period of \overline{RES} ="Low level" (Regardless of the setting of voltage booster)
- (2) DBC="1" is set by "Set of display method" instruction, and power-saving mode (BU="1") is set by "Control of display ON / OFF" instruction.


LC450210PCH

(Note.2) The peripheral circuit of VBT11, VBT12, CP1P, CP12N, CP2P, CP3P, CP34N, CP4P and VLCD is as follows.
Only changing the connection of CP4P, a multiple of the voltage booster is selectable.


< 5V Power supply (REGE=VDD),
Quadruple voltage booster is used (DBC="1") >




< 3V Power supply (REGE=VSS),
Quadruple voltage booster is used (DBC="1") >




< 5V Power supply (REGE=VDD),
Quintuple voltage boost is used (DBC="1") >




< 3V Power supply (REGE=VSS),
Quintuple voltage boost is used (DBC="1") >



< 5V Power supply (REGE=VDD),
Voltage booster is not used (DBC="0") >



< 3V Power supply (REGE=VSS),
Voltage booster is not used (DBC="0") >



LC450210PCH

About the state of contrast adjuster, LCD drive bias voltage generator and the state from VLCD1 to VLCD4, refer to the following table.


The state of contrast adjuster	The state of LCD drive bias voltage generator	The state of VLCD0	The state from VLCD1 to VLCD4
Unused	Unused	Input LCD drive bias voltage (High level) to VLCD0 from the outside.	Input LCD drive bias voltage (Middle level) to pads from VLCD1 to VLCD4 from the outside. (When 1/4 bias is used, make sure to open VLCD3.)
Use	Unused	VLCD0 outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5). Make sure to connect a capacitor between VLCD0 and VLCD5.	Input LCD drive bias voltage (Middle level) to pads from VLCD1 to VLCD4 from the outside. (When 1/4 bias is used, make sure to open VLCD3.)
Unused	Use	Input LCD drive bias voltage (High level) to VLCD0 from the outside.	Pads from VLCD1 to VLCD4 outputs LCD drive bias voltage (Middle level). Make sure to connect a capacitor between pads from VLCD1 to VLCD4 and VLCD5. (When 1/4 bias is used, make sure to open VLCD3.)
Use	Use	VLCD0 outputs the LCD drive bias voltage (High level) set by "Set of display contrast" instruction (CT0 to CT5). Make sure to connect a capacitor between VLCD0 and VLCD5.	Pads from VLCD1 to VLCD4 outputs LCD drive bias voltage (Middle level). Make sure to connect a capacitor between pads from VLCD1 to VLCD4 and VLCD5. (When 1/4 bias is used, make sure to open VLCD3.)

(Note.1) During (1) or (2) or (3) time, contrast adjuster and LCD drive bias voltage generator stop forcibly, and are the discharge state. In the discharge state, the electric potential of VLCD0, VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.


- (1) The period of $\overline{\text{RES}}$ ="Low level" (Regardless of the setting of contrast adjuster and LCD drive bias voltage generator)
- (2) CTC0 ="1" is set by "Set of display method" instruction, and power-saving mode (BU ="1") is set by "Control of display ON / OFF" instruction.
- (3) CTC1 ="1" is set by "Set of display method" instruction, and power-saving mode (BU ="1") is set by "Control of display ON / OFF" instruction.

(Note.2) When 1/4 bias is set (DR ="0"), set a peripheral circuit from VLCD0 to VLCD5 as follows.


< Contrast adjuster and LCD drive bias voltage generator are used. ($\text{CTC0}, \text{CTC1}$ ="1,1") >




< Contrast adjuster is not used, and LCD drive bias voltage generator is used. ($\text{CTC0}, \text{CTC1}$ ="0,1") >



< Contrast adjuster is used, and LCD drive bias voltage generator is not used. ($\text{CTC0}, \text{CTC1}$ ="1,0") >




< Contrast adjuster and LCD drive bias voltage generator are not used. ($\text{CTC0}, \text{CTC1}$ ="0,0") >




LC450210PCH

(Note.3) When 1/5 bias is set (DR="1"), set a peripheral circuit from VLCD0 to VLCD5 as follows.


< Contrast adjuster and LCD drive bias voltage generator are used. (CTC0,CTC1="1,1") >




< Contrast adjuster is not used, and LCD drive bias voltage generator is used. (CTC0,CTC1="0,1") >



< Contrast adjuster is used, and LCD drive bias voltage generator is not used. (CTC0,CTC1="1,0") >



< Contrast adjuster and LCD drive bias voltage generator are not used. (CTC0,CTC1="0,0") >



(1-4) DT0 to DT3 ... These are control data to set duty from 1/8 to 1/16.
Duty from 1/8 to 1/16 is set by these control data.

DT0	DT1	DT2	DT3	Duty	The state from COM1 to COM16			
					Pads which output scan pulse		Pads which output pulse of display off	
					Normal scan CDIR = "0"	Reversed scan CDIR = "1"	Normal scan CDIR = "0"	Reversed scan CDIR = "1"
0	0	0	0	1/8 duty	COM1 to COM8	COM16 to COM9	COM9 to COM16	COM8 to COM1
1	0	0	0	1/9 duty	COM1 to COM9	COM16 to COM8	COM10 to COM16	COM7 to COM1
0	1	0	0	1/10 duty	COM1 to COM10	COM16 to COM7	COM11 to COM16	COM6 to COM1
1	1	0	0	1/11 duty	COM1 to COM11	COM16 to COM6	COM12 to COM16	COM5 to COM1
0	0	1	0	1/12 duty	COM1 to COM12	COM16 to COM5	COM13 to COM16	COM4 to COM1
1	0	1	0	1/13 duty	COM1 to COM13	COM16 to COM4	COM14 to COM16	COM3 to COM1
0	1	1	0	1/14 duty	COM1 to COM14	COM16 to COM3	COM15, COM16	COM2, COM1
1	1	1	0	1/15 duty	COM1 to COM15	COM16 to COM2	COM16	COM1
X	X	X	1	1/16 duty	COM1 to COM16	COM16 to COM1	-	-

X: don't care

LC450210PCH

(1-5) DR ... This is control data to set 1/4 bias or 1/5 bias.
1/4 bias or 1/5 bias is set by this control data.

DR	Bias	VLCD1 voltage	VLCD2 voltage	VLCD3 voltage	VLCD4 voltage
0	1/4 bias	3/4 V_{LCD0}	2/4 V_{LCD0}	Make sure to open VLCD3	1/4 V_{LCD0}
1	1/5 bias	4/5 V_{LCD0}	3/5 V_{LCD0}	2/5 V_{LCD0}	1/5 V_{LCD0}

(1-6) WVC ... This is control data to set inversion drive of LCD drive waveform.
Line inversion or frame inversion is set by this control data.

WVC	LCD drive waveform
0	Line inversion
1	Frame inversion

(1-7) CDIR ... This is control data to set scan direction of common outputs.
Scan direction of common outputs is set by this control data.

CDIR	Scan direction of common outputs
0	Normal scan (COM1 → COM2 → COM3 → → COM15 → COM16)
1	Reversed scan (COM16 → COM15 → COM14 → → COM2 → COM1)

(1-8) SDIR ... This is control data to set a correspondence of a segment output and a column address of RAM.
A correspondence of a segment output and a column address of RAM are set by this control data.
Only just changing the setting of SDIR data does not change the display of LCD. When display data is written to RAM, column address of RAM is converted. Then display data is saved to there.

SDIR	Correspondence of a segment output and a column address of RAM
0	Normal direction (Column address "CRA0 to CRA7=00H, 01H, 02H, → C5H, C6H, C7H" of RAM corresponds to segment output "S1, S2, S3, → , S198, S199, S200".)
1	Reversed direction (Column address "CRA0 to CRA7=00H, 01H, 02H, → C5H, C6H, C7H" of RAM corresponds to segment output "S200, S199, S198, → , S3, S2, S1".)

(1-9) DBF0 to DBF2 ... These are control data to set clock frequency of voltage booster.
A clock frequency of voltage booster is set by these control data.

DBF0	DBF1	DBF2	Clock frequency of voltage booster (fcp)
0	0	0	$f_{osc}/12$ or $f_{CK}/12$
1	0	0	$f_{osc}/14$ or $f_{CK}/14$
0	1	0	$f_{osc}/18$ or $f_{CK}/18$
1	1	0	$f_{osc}/22$ or $f_{CK}/22$
0	0	1	$f_{osc}/26$ or $f_{CK}/26$
1	0	1	$f_{osc}/28$ or $f_{CK}/28$
0	1	1	$f_{osc}/30$ or $f_{CK}/30$
1	1	1	$f_{osc}/34$ or $f_{CK}/34$

LC450210PCH

(1-10) FC0 to FC3 ... These are control data to set frame frequency of common and segment output waveforms.
A frame frequency of common and segment output waveforms are set by these control data.

FC0	FC1	FC2	FC3	Frame frequency fo[Hz]				
				1/8 duty	1/9 duty	1/10 duty	1/11 duty	1/12 duty
0	0	0	0	fosc(f _{CK})/4352 < 68.9[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >	fosc(f _{CK})/4400 < 68.2[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >
1	0	0	0	fosc(f _{CK})/3712 < 80.8[Hz] >	fosc(f _{CK})/3744 < 80.1[Hz] >	fosc(f _{CK})/3760 < 79.8[Hz] >	fosc(f _{CK})/3784 < 79.3[Hz] >	fosc(f _{CK})/3744 < 80.1[Hz] >
0	1	0	0	fosc(f _{CK})/2944 < 101.9[Hz] >	fosc(f _{CK})/2952 < 101.6[Hz] >	fosc(f _{CK})/2960 < 101.4[Hz] >	fosc(f _{CK})/2992 < 100.3[Hz] >	fosc(f _{CK})/2976 < 100.8[Hz] >
1	1	0	0	fosc(f _{CK})/2368 < 126.7[Hz] >	fosc(f _{CK})/2376 < 126.3[Hz] >	fosc(f _{CK})/2400 < 125.0[Hz] >	fosc(f _{CK})/2376 < 126.3[Hz] >	fosc(f _{CK})/2400 < 125.0[Hz] >
0	0	1	0	fosc(f _{CK})/1984 < 151.2[Hz] >	fosc(f _{CK})/1944 < 154.3[Hz] >	fosc(f _{CK})/2000 < 150.0[Hz] >	fosc(f _{CK})/1936 < 155.0[Hz] >	fosc(f _{CK})/1968 < 152.4[Hz] >
1	0	1	0	fosc(f _{CK})/1696 < 176.9[Hz] >	fosc(f _{CK})/1692 < 177.3[Hz] >	fosc(f _{CK})/1720 < 174.4[Hz] >	fosc(f _{CK})/1672 < 179.4[Hz] >	fosc(f _{CK})/1728 < 173.6[Hz] >
0	1	1	0	fosc(f _{CK})/1472 < 203.8[Hz] >	fosc(f _{CK})/1476 < 203.3[Hz] >	fosc(f _{CK})/1480 < 202.7[Hz] >	fosc(f _{CK})/1496 < 200.5[Hz] >	fosc(f _{CK})/1488 < 201.6[Hz] >
1	1	1	0	fosc(f _{CK})/1312 < 228.7[Hz] >	fosc(f _{CK})/1332 < 225.2[Hz] >	fosc(f _{CK})/1320 < 227.3[Hz] >	fosc(f _{CK})/1320 < 227.3[Hz] >	fosc(f _{CK})/1320 < 227.3[Hz] >
0	0	0	1	fosc(f _{CK})/1184 < 253.4[Hz] >	fosc(f _{CK})/1188 < 252.5[Hz] >	fosc(f _{CK})/1200 < 250.0[Hz] >	fosc(f _{CK})/1188 < 252.5[Hz] >	fosc(f _{CK})/1200 < 250.0[Hz] >
1	0	0	1	fosc(f _{CK})/1088 < 275.7[Hz] >	fosc(f _{CK})/1080 < 277.8[Hz] >	fosc(f _{CK})/1080 < 277.8[Hz] >	fosc(f _{CK})/1100 < 272.7[Hz] >	fosc(f _{CK})/1104 < 271.7[Hz] >
0	1	0	1	fosc(f _{CK})/1056 < 284.1[Hz] >	fosc(f _{CK})/1044 < 287.4[Hz] >	fosc(f _{CK})/1040 < 288.5[Hz] >	fosc(f _{CK})/1056 < 284.1[Hz] >	fosc(f _{CK})/1056 < 284.1[Hz] >
1	1	0	1	fosc(f _{CK})/992 < 302.4[Hz] >	fosc(f _{CK})/1008 < 297.6[Hz] >	fosc(f _{CK})/1000 < 300.0[Hz] >	fosc(f _{CK})/990 < 303.0[Hz] >	fosc(f _{CK})/984 < 304.9[Hz] >
0	0	1	1	fosc(f _{CK})/960 < 312.5[Hz] >	fosc(f _{CK})/972 < 308.6[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >	fosc(f _{CK})/946 < 317.1[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >
1	0	1	1	fosc(f _{CK})/928 < 323.3[Hz] >	fosc(f _{CK})/936 < 320.5[Hz] >	fosc(f _{CK})/920 < 326.1[Hz] >	fosc(f _{CK})/924 < 324.7[Hz] >	fosc(f _{CK})/936 < 320.5[Hz] >
0	1	1	1	fosc(f _{CK})/896 < 334.8[Hz] >	fosc(f _{CK})/900 < 333.3[Hz] >	fosc(f _{CK})/900 < 333.3[Hz] >	fosc(f _{CK})/902 < 332.6[Hz] >	fosc(f _{CK})/888 < 337.8[Hz] >
1	1	1	1	fosc(f _{CK})/864 < 347.2[Hz] >	fosc(f _{CK})/864 < 347.2[Hz] >	fosc(f _{CK})/860 < 348.8[Hz] >	fosc(f _{CK})/858 < 349.7[Hz] >	fosc(f _{CK})/864 < 347.2[Hz] >

FC0	FC1	FC2	FC3	Frame frequency fo[Hz]			
				1/13 duty	1/14 duty	1/15 duty	1/16 duty
0	0	0	0	fosc(f _{CK})/4264 < 70.4[Hz] >	fosc(f _{CK})/4256 < 70.5[Hz] >	fosc(f _{CK})/4320 < 69.4[Hz] >	fosc(f _{CK})/4352 < 68.9[Hz] >
1	0	0	0	fosc(f _{CK})/3744 < 80.1[Hz] >	fosc(f _{CK})/3808 < 78.8[Hz] >	fosc(f _{CK})/3720 < 80.7[Hz] >	fosc(f _{CK})/3712 < 80.8[Hz] >
0	1	0	0	fosc(f _{CK})/2964 < 101.2[Hz] >	fosc(f _{CK})/2968 < 101.1[Hz] >	fosc(f _{CK})/3000 < 100.0[Hz] >	fosc(f _{CK})/2944 < 101.9[Hz] >
1	1	0	0	fosc(f _{CK})/2392 < 125.4[Hz] >	fosc(f _{CK})/2408 < 124.6[Hz] >	fosc(f _{CK})/2400 < 125.0[Hz] >	fosc(f _{CK})/2368 < 126.7[Hz] >
0	0	1	0	fosc(f _{CK})/1976 < 151.8[Hz] >	fosc(f _{CK})/1960 < 153.1[Hz] >	fosc(f _{CK})/1980 < 151.5[Hz] >	fosc(f _{CK})/1984 < 151.2[Hz] >
1	0	1	0	fosc(f _{CK})/1716 < 174.8[Hz] >	fosc(f _{CK})/1708 < 175.6[Hz] >	fosc(f _{CK})/1710 < 175.4[Hz] >	fosc(f _{CK})/1696 < 176.9[Hz] >
0	1	1	0	fosc(f _{CK})/1482 < 202.4[Hz] >	fosc(f _{CK})/1456 < 206.0[Hz] >	fosc(f _{CK})/1500 < 200.0[Hz] >	fosc(f _{CK})/1472 < 203.8[Hz] >
1	1	1	0	fosc(f _{CK})/1326 < 226.2[Hz] >	fosc(f _{CK})/1316 < 228.0[Hz] >	fosc(f _{CK})/1350 < 222.2[Hz] >	fosc(f _{CK})/1312 < 228.7[Hz] >
0	0	0	1	fosc(f _{CK})/1196 < 250.8[Hz] >	fosc(f _{CK})/1204 < 249.2[Hz] >	fosc(f _{CK})/1200 < 250.0[Hz] >	fosc(f _{CK})/1184 < 253.4[Hz] >
1	0	0	1	fosc(f _{CK})/1118 < 268.3[Hz] >	fosc(f _{CK})/1092 < 274.7[Hz] >	fosc(f _{CK})/1080 < 277.8[Hz] >	fosc(f _{CK})/1088 < 275.7[Hz] >
0	1	0	1	fosc(f _{CK})/1040 < 288.5[Hz] >	fosc(f _{CK})/1036 < 289.6[Hz] >	fosc(f _{CK})/1050 < 285.7[Hz] >	fosc(f _{CK})/1056 < 284.1[Hz] >
1	1	0	1	fosc(f _{CK})/988 < 303.6[Hz] >	fosc(f _{CK})/980 < 306.1[Hz] >	fosc(f _{CK})/990 < 303.0[Hz] >	fosc(f _{CK})/992 < 302.4[Hz] >
0	0	1	1	fosc(f _{CK})/962 < 311.9[Hz] >	fosc(f _{CK})/952 < 315.1[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >	fosc(f _{CK})/960 < 312.5[Hz] >
1	0	1	1	fosc(f _{CK})/936 < 320.5[Hz] >	fosc(f _{CK})/924 < 324.7[Hz] >	fosc(f _{CK})/930 < 322.6[Hz] >	fosc(f _{CK})/928 < 323.3[Hz] >
0	1	1	1	fosc(f _{CK})/884 < 339.4[Hz] >	fosc(f _{CK})/896 < 334.8[Hz] >	fosc(f _{CK})/900 < 333.3[Hz] >	fosc(f _{CK})/896 < 334.8[Hz] >
1	1	1	1	fosc(f _{CK})/858 < 349.7[Hz] >	fosc(f _{CK})/868 < 345.6[Hz] >	fosc(f _{CK})/870 < 344.8[Hz] >	fosc(f _{CK})/864 < 347.2[Hz] >

(Note.1) The value of “< >” is a frame frequency when fosc(f_{CK}) is 300[kHz].

LC450210PCH

2. "Control of display ON / OFF" instruction

A state of display is set by "Control of display ON / OFF" instruction.

Instruction data (16 bits)															
D256	D257	D258	D259	D260	D261	D262	D263	D264	D265	D266	D267	D268	D269	D270	D271
PNC	0	1	0	SC0	SC1	0	BU	0	0	1	0	0	0	1	0

(2-1) PNC ... This is control data to set normal display or reversed display.

Normal display or reversed display is set by this control data. When a state of display is ON (SC0, SC1="0, 0"), the setting of PNC becomes effective.

PNC	Normal display or Reversed display	Display data Dn_m="0"	Display data Dn_m="1"
0	Normal display	OFF	ON
1	Reversed display	ON	OFF

(Note.1) Display data "Dn_m" is from D1_1 to D200_16.

(2-2) SC0, SC1 ... These are control data to set a state of display.

A state of display is set by these control data.

SC0	SC1	The state of display	The state of segment outputs	The state of common outputs
0	0	ON	Waveform corresponding to display data	Scan pulse
1	0	All OFF	OFF waveform	Scan pulse
0	1	All ON	ON waveform	Scan pulse
1	1	All forced OFF	V _{LCD5} level	V _{LCD5} level

(2-3) BU ... This is control data to set normal mode or power-saving mode.

Normal mode or power-saving mode (low current) is set by this control data.

BU	Mode	The state of common and segment outputs	Voltage booster	Contrast adjuster	LCD drive bias voltage generator	Internal oscillator (Reception state of the external clock)
0	Normal mode	Normal display operation	These circuits can run (depend on the setting of DBC, CTC0 and CTC1).			Run (The external clock reception is possible)
1	Power-saving mode	V _{LCD5} level	Stop and discharge (Note.1)	Stop and discharge (Note.1)	Stop and discharge (Note.1)	Stop (The external clock is not received.)

(Note.1) During (1) or (2) or (3) or (4) time, voltage booster, contrast adjuster and LCD drive bias voltage generator stop forcibly. And each circuit is the discharge state.

(1) The period of RES="Low level" (Regardless of the setting of voltage booster, contrast adjuster or LCD drive bias voltage generator)

In the discharge state, the electric potential of VLCD is same as VBTT1. And the electric potential of VLCD0, VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.

(2) DBC="1" is set by "Set of display method" instruction, and power-saving mode (BU="1") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD is same as VBTT1.

(3) CTC0="1" is set by "Set of display method" instruction, and power-saving mode (BU="1") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD0 is same as VLCD5.

(4) CTC1="1" is set by "Set of display method" instruction, and power-saving mode (BU="1") is set by "Control of display ON / OFF" instruction. In the discharge state, the electric potential of VLCD1, VLCD2, VLCD3 and VLCD4 are same as VLCD5.

(Note.2) When the setting is changed from normal mode to power-saving mode (BU="0"→"1"), secure a stop transition time more than 200 [msec]. When the setting is changed from power-saving mode to normal mode (BU="1"→"0"), a time shown from (1) to (3) is needed for stabilization of each circuit.

(Refer to [Fig.9])

- (1) When voltage booster, contrast adjuster and LCD drive bias voltage generator are used (DBC="1", CTC0, CTC1="1,1"), the stabilization time of these circuits is 200 [msec].
- (2) When contrast adjuster and LCD drive bias voltage generator are used (DBC="0", CTC0, CTC1="1,1"), the stabilization time of these circuits is 20 [msec].
- (3) When LCD drive bias voltage generator is used (DBC="0", CTC0, CTC1="0,1"), the stabilization time of this circuit is 20 [msec].

LC450210PCH

3. “Set of line address” instruction

A line address of RAM to specify a start display position is set by “Set of line address” instruction.

Instruction data (16 bits)																	
D256	D257	D258	D259	D260	D261	D262	D263	D264	D265	D266	D267	D268	D269	D270	D271		
LNA0	LNA1	LNA2	LNA3	0	0	0	0	0	1	0	0	0	0	1	1		
(LSB)																(MSB)	

(3-1) LNA0 to LNA3 … These are control data to set a line address of RAM.

A line address of RAM to specify a start display position is set by these control data.

(ex.1) When a line address is “8H”, the relation between the common output and RAM at the normal scan (CDIR=“0”) is as follows.

Line address of RAM				A start display position									
LSB		MSB		1/8 duty	1/9 duty	1/10 duty	1/11 duty	1/12 duty	1/13 duty	1/14 duty	1/15 duty	1/16 duty	
LNA0	LNA1	LNA2	LNA3										
0	0	0	1	COM1	COM1	COM1	COM1	COM1	COM1	COM1	COM1	COM1	
1	0	0	1	COM2	COM2	COM2	COM2	COM2	COM2	COM2	COM2	COM2	
0	1	0	1	COM3	COM3	COM3	COM3	COM3	COM3	COM3	COM3	COM3	
1	1	0	1	COM4	COM4	COM4	COM4	COM4	COM4	COM4	COM4	COM4	
0	0	1	1	COM5	COM5	COM5	COM5	COM5	COM5	COM5	COM5	COM5	
1	0	1	1	COM6	COM6	COM6	COM6	COM6	COM6	COM6	COM6	COM6	
0	1	1	1	COM7	COM7	COM7	COM7	COM7	COM7	COM7	COM7	COM7	
1	1	1	1	COM8	COM8	COM8	COM8	COM8	COM8	COM8	COM8	COM8	
0	0	0	0	-	COM9	COM9	COM9	COM9	COM9	COM9	COM9	COM9	
1	0	0	0	-	-	COM10	COM10	COM10	COM10	COM10	COM10	COM10	
0	1	0	0	-	-	-	COM11	COM11	COM11	COM11	COM11	COM11	
1	1	0	0	-	-	-	-	COM12	COM12	COM12	COM12	COM12	
0	0	1	0	-	-	-	-	-	COM13	COM13	COM13	COM13	
1	0	1	0	-	-	-	-	-	-	COM14	COM14	COM14	
0	1	1	0	-	-	-	-	-	-	-	COM15	COM15	
1	1	1	0	-	-	-	-	-	-	-	-	COM16	


(ex.2) When a line address is “8H”, the relation between the common output and RAM at the reversed scan (CDIR=“1”) is as follows.

Line address of RAM				A start display position									
LSB		MSB		1/8 duty	1/9 duty	1/10 duty	1/11 duty	1/12 duty	1/13 duty	1/14 duty	1/15 duty	1/16 duty	
LNA0	LNA1	LNA2	LNA3										
0	0	0	1	COM16	COM16	COM16	COM16	COM16	COM16	COM16	COM16	COM16	
1	0	0	1	COM15	COM15	COM15	COM15	COM15	COM15	COM15	COM15	COM15	
0	1	0	1	COM14	COM14	COM14	COM14	COM14	COM14	COM14	COM14	COM14	
1	1	0	1	COM13	COM13	COM13	COM13	COM13	COM13	COM13	COM13	COM13	
0	0	1	1	COM12	COM12	COM12	COM12	COM12	COM12	COM12	COM12	COM12	
1	0	1	1	COM11	COM11	COM11	COM11	COM11	COM11	COM11	COM11	COM11	
0	1	1	1	COM10	COM10	COM10	COM10	COM10	COM10	COM10	COM10	COM10	
1	1	1	1	COM9	COM9	COM9	COM9	COM9	COM9	COM9	COM9	COM9	
0	0	0	0	-	COM8	COM8	COM8	COM8	COM8	COM8	COM8	COM8	
1	0	0	0	-	-	COM7	COM7	COM7	COM7	COM7	COM7	COM7	
0	1	0	0	-	-	-	COM6	COM6	COM6	COM6	COM6	COM6	
1	1	0	0	-	-	-	-	COM5	COM5	COM5	COM5	COM5	
0	0	1	0	-	-	-	-	-	COM4	COM4	COM4	COM4	
1	0	1	0	-	-	-	-	-	-	COM3	COM3	COM3	
0	1	1	0	-	-	-	-	-	-	-	COM2	COM2	
1	1	1	0	-	-	-	-	-	-	-	-	COM1	

LC450210PCH


4. "Write display data to RAM (8 × 15 bits in a lump)" instruction

The page address and column address of RAM are set by the "Write display data to RAM (8 × 15 bits in a lump)" instruction. And the display data of "8 × 15 bits (8 common outputs × 15 segment outputs)" are written to the specified page address and column address of RAM in a lump by this instruction.




- (4-1) CRA0 to CRA7 ... These are control data to set a column address of RAM.
The settable range of a column address from CRA0 to CRA7 is from 00H to C7H.
When a column address is set more than BAH, display data is written from start position and the overflowed data from RAM is canceled.
- (4-2) PGA ... This is control data to set a page address of RAM.
- (4-3) Dn_m, Dn_m+1 to Dn+14_m+7 ... These are display data which are written to RAM.
A start position of writing to RAM is set by PGA and the data from CRA0 to CRA7.

(ex.1) When a page address PGA is set to 0 and a column address from CRA0 to CRA7 is set to 00H, the relation between instruction data and a direction of writing to RAM is as follows.




(ex.2) When a page address PGA is set to 1 and a column address from CRA0 to CRA7 is set to BAH, the relation between instruction data and a direction of writing to RAM is as follows.



LC450210PCH


5. "Write display data to RAM (16 × 16 bits in a lump)" instruction

The page address and column address of RAM are set by the "Write display data to RAM (16 × 16 bits in a lump)" instruction. And the display data of "16 × 16 bits (16 common outputs × 16 segment outputs)" are written to the specified page address and column address of RAM in a lump by this instruction.




- (5-1) CRA0 to CRA7 ... These are control data to set a column address of RAM.
The settable range of a column address from CRA0 to CRA7 is from 00H to C7H.
When a column address is set more than B9H, display data is written from start position and the overflowed data from RAM is canceled.
- (5-2) PGA ... This is control data to set a page address of RAM.
When PGA is set to 1, display data is written from start position and the overflowed data from RAM is canceled.
- (5-3) D_{n_m}, D_{n_m+1} to D_{n+15_m+15} ... These are display data which are written to RAM.
The start position of writing to RAM is set by PGA and the data from CRA0 to CRA7.

(ex.1) When a page address PGA is set to 0 and a column address from CRA0 to CRA7 is set to 04H, the relation between instruction data and a direction of writing to RAM is as follows.



(ex.2) When a page address PGA is set to 1 and a column address from CRA0 to CRA7 is set to B9H, the relation between instruction data and a direction of writing to RAM is as follows.



LC450210PCH

6. "Set of display contrast" instruction

When contrast adjuster is used, LCD drive bias voltage V_{LCD0} (High level) is set by "Set of display contrast" instruction.


Instruction data (16 bits)															
D256	D257	D258	D259	D260	D261	D262	D263	D264	D265	D266	D267	D268	D269	D270	D271
CT0	CT1	CT2	CT3	CT4	CT5	0	0	0	0	0	1	0	1	1	0
(LSB)						(MSB)									

(6-1) CT0 to CT5 ... These are control data to set a display contrast.


LCD drive bias voltage V_{LCD0} (High level) is set by these control data.

Follow a condition of $V_{LCD0} \leq V_{LCD} - 2.4[V]$. (Reference example: from (ex.1) to (ex.4))


(ex.1) $V_{BT11}=V_{BT12}=3.3V$, REGE=VSS,
Quintuple voltage booster and contrast adjuster are used.




(ex.2) $V_{BT11}=5.0V$, REGE=VDD,
 $V_{BT12}=3.2V$ (Output, Typ.),
Quintuple voltage booster and contrast adjuster are used.



(ex.3) $V_{BT11}=V_{BT12}=3.0V$, REGE=VSS,
Quintuple voltage booster and contrast adjuster are used.



(ex.4) $V_{BT11}=5.0V$, REGE=VDD,
 $V_{BT12}=3.2V$ (Output, Typ.),
Quadruple voltage booster and contrast adjuster are used.



LC450210PCH


Step voltage of LCD drive bias V_{LCD0} (High level) (Step voltage width: 0.15V (fixed))

Step	CT0	CT1	CT2	CT3	CT4	CT5	V_{LCD0} level (High level)
0	0	0	0	0	0	0	14.10 V
1	1	0	0	0	0	0	13.95 V
2	0	1	0	0	0	0	13.80 V
3	1	1	0	0	0	0	13.65 V
4	0	0	1	0	0	0	13.50 V
5	1	0	1	0	0	0	13.35 V
6	0	1	1	0	0	0	13.20 V
7	1	1	1	0	0	0	13.05 V
8	0	0	0	1	0	0	12.90 V
9	1	0	0	1	0	0	12.75 V
10	0	1	0	1	0	0	12.60 V
11	1	1	0	1	0	0	12.45 V
12	0	0	1	1	0	0	12.30 V
13	1	0	1	1	0	0	12.15 V
14	0	1	1	1	0	0	12.00 V
15	1	1	1	1	0	0	11.85 V
16	0	0	0	0	1	0	11.70 V
17	1	0	0	0	1	0	11.55 V
18	0	1	0	0	1	0	11.40 V
19	1	1	0	0	1	0	11.25 V
20	0	0	1	0	1	0	11.10 V
21	1	0	1	0	1	0	10.95 V
22	0	1	1	0	1	0	10.80 V
23	1	1	1	0	1	0	10.65 V
24	0	0	0	1	1	0	10.50 V
25	1	0	0	1	1	0	10.35 V
26	0	1	0	1	1	0	10.20 V
27	1	1	0	1	1	0	10.05 V
28	0	0	1	1	1	0	9.90 V
29	1	0	1	1	1	0	9.75 V
30	0	1	1	1	1	0	9.60 V
31	1	1	1	1	1	0	9.45 V

Step	CT0	CT1	CT2	CT3	CT4	CT5	V_{LCD0} level (High level)
32	0	0	0	0	0	1	9.30 V
33	1	0	0	0	0	1	9.15 V
34	0	1	0	0	0	1	9.00 V
35	1	1	0	0	0	1	8.85 V
36	0	0	1	0	0	1	8.70 V
37	1	0	1	0	0	1	8.55 V
38	0	1	1	0	0	1	8.40 V
39	1	1	1	0	0	1	8.25 V
40	0	0	0	1	0	1	8.10 V
41	1	0	0	1	0	1	7.95 V
42	0	1	0	1	0	1	7.80 V
43	1	1	0	1	0	1	7.65 V
44	0	0	1	1	0	1	7.50 V
45	1	0	1	1	0	1	7.35 V
46	0	1	1	1	0	1	7.20 V
47	1	1	1	1	0	1	7.05 V
48	0	0	0	0	1	1	6.90 V
49	1	0	0	0	1	1	6.75 V
50	0	1	0	0	1	1	6.60 V
51	1	1	0	0	1	1	6.45 V
52	0	0	1	0	1	1	6.30 V
53	1	0	1	0	1	1	6.15 V
54	0	1	1	0	1	1	6.00 V
55	1	1	1	0	1	1	5.85 V
56	0	0	0	1	1	1	5.70 V
57	1	0	0	1	1	1	5.55 V
58	0	1	0	1	1	1	5.40 V
59	1	1	0	1	1	1	5.25 V
60	0	0	1	1	1	1	5.10 V
61	1	0	1	1	1	1	4.95 V
62	0	1	1	1	1	1	4.80 V
63	1	1	1	1	1	1	4.65 V

LC450210PCH

1/8 to 1/16 Duty, 1/4 bias, Line inversion (DR="0", WVC="0", CDIR="0")




1/n duty (n is integer from 8 to 16)

(Note.1) The duty and frame frequency “fo” are set by DT0, DT1, DT2, DT3, FC0, FC1, FC2 and FC3 in “Set of display method” instruction.

LC450210PCH


1/8 to 1/16 Duty, 1/5 bias, Line inversion (DR="1", WVC="0", CDIR="0")



(Note.1) The duty and frame frequency “fo” are set by DT0, DT1, DT2, DT3, FC0, FC1, FC2 and FC3 in “Set of display method” instruction.

LC450210PCH


1/8 to 1/16 Duty, 1/4 bias, Frame inversion (DR="0", WVC="1", CDIR="0")



(Note.1) The duty and frame frequency “fo” are set by DT0, DT1, DT2, DT3, FC0, FC1, FC2 and FC3 in “Set of display method” instruction.

LC450210PCH

1/8 to 1/16 Duty, 1/5 bias, Frame inversion (DR="1", WVC="1", CDIR="0")



1/n duty (n is integer from 8 to 16)

(Note.1) The duty and frame frequency “fo” are set by DT0, DT1, DT2, DT3, FC0, FC1, FC2 and FC3 in “Set of display method” instruction.

LC450210PCH

Caution About Using CE, CL, DI, $\overline{\text{RES}}$ and OSCI with 5V signal


When CE, CL, DI, $\overline{\text{RES}}$ and OSCI are input the 5V signal, these input pads must be observed following points to prevent destruction.

- (1) Supply VDD (power supply for logic block) before inputting 5V signal to CE, CL, DI, $\overline{\text{RES}}$ and OSCI.
- (2) Input 0V to CE, CL, DI, $\overline{\text{RES}}$ and OSCI before shutting down VDD (power supply for logic block).

Peripheral Circuit of OSCI


- (1) Internal oscillator operating mode (OC="0")

When internal oscillator operating mode is set, make sure to connect OSCI to VSS.



- (2) External clock operating mode (OC="1")

When external clock operating mode is set, make sure to input the clock (f_{CK} : 100 to 600 [kHz]) to OSCI from the outside.



Power Supply Sequence

The following sequence must be observed when power supply is supplied and shut down. (Refer from [Fig.5] to [Fig.8])

- When voltage booster is used

< 5V power supply REGE=VDD >

(1) When power supply is supplied:

Supply VDD (power supply for logic block). →

Input a base voltage for voltage booster to VBTI1 after wait time for inputting voltage (≥ 0). Reset cancellation with $\overline{\text{RES}}$ ="High level" (Reset pulse width (≥ 1 [msec])). →

Wait time for inputting serial data (≥ 1 [msec]). →

Set DBC to 1 by "Set of display method" instruction.

(2) When power supply is shut down:

Set BU to 1 by "Control of display ON / OFF" instruction. →

Wait for stop transition time of each circuit (≥ 200 [msec]). Reset with $\overline{\text{RES}}$ ="Low level". →

Stop inputting a base voltage for voltage booster to VBTI1. →

Wait time for shutting down the power supply (≥ 0). →

Shut down VDD (power supply for logic block).

< 3V power supply REGE=VSS >

(1) When power supply is supplied:

Supply VDD (power supply for logic block). →

Input a base voltage for voltage booster to VBTI1 and VBTI2 after wait time for inputting voltage (≥ 0).

Reset cancellation with $\overline{\text{RES}}$ ="High level" (Reset pulse width (≥ 1 [msec])). →

Wait time for inputting serial data (≥ 1 [msec]). →

Set DBC to 1 by "Set of display method" instruction.

(2) When power supply is shut down:

Set BU to 1 by "Control of display ON / OFF" instruction. →

Wait for stop transition time of each circuit (≥ 200 [msec]). Reset with $\overline{\text{RES}}$ ="Low level". →

Stop inputting a base voltage for voltage booster to VBTI1 and VBTI2. →

Wait time for shutting down the power supply (≥ 0). →

Shut down VDD (power supply for logic block).

- When voltage booster is not used

(1) When power supply is supplied:

Supply VDD (power supply for logic block). →

Reset cancellation with $\overline{\text{RES}}$ ="High level" (Reset pulse width (≥ 1 [msec])). →

Wait time for supplying voltage and wait time for inputting serial data (≥ 1 [msec]). →

Supply VLCD (power supply for LCD driver block). →

Set DBC to 0 by "Set of display method" instruction.

(2) When power supply is shut down:

Set BU to 1 by "Control of display ON / OFF" instruction. →

Wait for stop transition time of each circuit (≥ 200 [msec]). →

Shut down VLCD (power supply for LCD driver block). →

Wait time for a reset (≥ 0). →

Reset with $\overline{\text{RES}}$ ="Low level". →

Wait time for shutting down the power supply (≥ 0). →


Shut down VDD (power supply for logic block).

(Note.1) Make sure to open VBTI1, VBTI2, CP1P, CP12N, CP2P, CP3P, CP34N and CP4P.

After the following page, examples of power supply sequence and set or cancel the power-saving mode during supplying power.

LC450210PCH

(ex.1) Voltage booster, contrast adjuster and LCD drive bias voltage generator are used.



• Instruction

- (1) "Set of display method" is executed. (DBC="1", CTC0, CTC1="1, 1")
Make sure to execute "Set of display method" first.
When external clock operating mode is set, make sure to set OC to 1.
- (2) "Set of display contrast" is executed.
- (3) "Write display data to RAM (8×15 bits in a lump)" or "Write display data to RAM (16×16 bits in a lump)" is executed.
- (4) "Set of line address" is executed.
- (5) "Control of display ON / OFF" is executed. (SC0, SC1="0, 0", BU="0")
- (6) "Control of display ON / OFF" is executed. (SC0, SC1="1, 1", BU="1")


• Constraint on the timing

Reset pulse width	: $t_{wres} \geq 1$ [msec]
Wait time for inputting voltage	: $t_2 \geq 0$
Wait time for inputting serial data	: $t_9 \geq 1$ [msec]
Stabilization time of voltage booster, contrast adjuster and LCD drive bias voltage generator	: $t_4 \geq 200$ [msec]
Wait time for display on	: $t_5 > 0$
Stop transition time of voltage booster, contrast adjuster and LCD drive bias voltage generator	: $t_6 \geq 200$ [msec]
Wait time for shutting down the power supply	: $t_{11} \geq 0$

[Fig.5]

LC450210PCH

(ex.2) VLCD (power supply for LCD driver block) is supplied from the outside. Contrast adjuster and LCD drive bias voltage generator are used.



- **Instruction**

- (1) "Set of display method" is executed. (DBC="0", CTC0, CTC1="1, 1")
Make sure to execute "Set of display method" first.
When external clock operating mode is set, make sure to set OC to 1.
- (2) "Set of display contrast" is executed.
- (3) "Write display data to RAM (8×15 bits in a lump)" or "Write display data to RAM (16×16 bits in a lump)" is executed.
- (4) "Set of line address" is executed.
- (5) "Control of display ON / OFF" is executed. (SC0, SC1="0, 0", BU="0")
- (6) "Control of display ON / OFF" is executed. (SC0, SC1="1, 1", BU="1")

- **Constraint on the timing**


Reset pulse width	: $t_{wres} \geq 1$ [msec]
Wait time for supplying voltage	: $t_{10} \geq 1$ [msec]
Wait time for inputting serial data	: $t_9 \geq 1$ [msec]
Stabilization time of contrast adjuster and LCD drive bias voltage generator	: $t_{12} \geq 20$ [msec]
Wait time for display on	: $t_5 > 0$
Stop transition time of contrast adjuster and LCD drive bias voltage generator	: $t_{13} \geq 200$ [msec]
Wait time for shutting down the power supply	: $t_{11} \geq 0$
Wait time for a reset	: $t_{18} > 0$

- Follow a condition of $V_{LCD} \geq V_{LCD0} > V_{LCD1} > V_{LCD2} > V_{LCD3} > V_{LCD4} > V_{LCD5}$.

[Fig.6]

LC450210PCH

(ex.3) VLCD (power supply for LCD driver block) is supplied from the outside. Contrast adjuster is not used, and VLCD0 is input from the outside. LCD drive bias voltage generator is used.



- **Instruction**

- (1) "Set of display method" is executed. (DBC="0", CTC0, CTC1="0, 1")
Make sure to execute "Set of display method" first.
When external clock operating mode is set, make sure to set OC to 1.
- (2) "Set of display contrast" is executed.
- (3) "Write display data to RAM (8×15 bits in a lump)" or "Write display data to RAM (16×16 bits in a lump)" is executed.
- (4) "Set of line address" is executed.
- (5) "Control of display ON / OFF" is executed. (SC0, SC1="0, 0", BU="0")
- (6) "Control of display ON / OFF" is executed. (SC0, SC1="1, 1", BU="1")

- **Constraint on the timing**


Reset pulse width	: $t_{wres} \geq 1$ [msec]
Wait time for supplying voltage	: $t_{10} \geq 1$ [msec]
Wait time for inputting serial data	: $t_9 \geq 1$ [msec]
Stabilization time of LCD drive bias voltage generator	: $t_{12} \geq 20$ [msec]
Wait time for display on	: $t_5 > 0$
Stop transition time of LCD drive bias voltage generator	: $t_{13} \geq 200$ [msec]
Wait time for shutting down the power supply	: $t_{11} \geq 0$
Wait time for a reset	: $t_{18} > 0$

- Follow a condition of $V_{LCD} \geq V_{LCD0} > V_{LCD1} > V_{LCD2} > V_{LCD3} > V_{LCD4} > V_{LCD5}$.

[Fig.7]

LC450210PCH

(ex.4) VLCD (power supply for LCD driver block) is supplied from the outside. Contrast adjuster and LCD drive bias voltage generator are not used. From VLCD0 to VLCD4 is input from the outside.



• Instruction

- (1) "Set of display method" is executed. (DBC="0", CTC0, CTC1="0, 0")
 Make sure to execute "Set of display method" first.
 When external clock operating mode is set, make sure to set OC to 1.
- (2) "Set of display contrast" is executed.
- (3) "Write display data to RAM (8×15 bits in a lump)" or "Write display data to RAM (16×16 bits in a lump)" is executed.
- (4) "Set of line address" is executed.
- (5) "Control of display ON / OFF" is executed. (SC0, SC1="0, 0", BU="0")
- (6) "Control of display ON / OFF" is executed. (SC0, SC1="1, 1", BU="1")

• Constraint on the timing


- | | |
|-----------------------------------------------|-----------------------------------------------------|
| Reset pulse width | : twres ≥ 1 [msec] |
| Wait time for supplying voltage | : t10 ≥ 1 [msec] |
| Wait time for inputting serial data | : t9 ≥ 1 [msec] |
| Stabilization time of external power supply | : t14 ≥ Stabilization time of external power supply |
| Wait time for display on | : t5 > 0 |
| Stop transition time of external power supply | : t15 ≥ Stop time of external power supply |
| Wait time for shutting down the power supply | : t11 ≥ 0 |
| Wait time for a reset | : t18 > 0 |

- Follow a condition of $V_{LCD} \geq V_{LCD0} > V_{LCD1} > V_{LCD2} > V_{LCD3} > V_{LCD4} > V_{LCD5}$.

[Fig.8]

LC450210PCH

(ex.5) Power-saving mode is set and canceled. (Voltage booster, contrast adjuster and LCD drive bias voltage generator are used.)



- Instruction

- (1) "Control of display ON / OFF" is executed. (SC0, SC1="1, 1", BU="1")
- (2) "Control of display ON / OFF" is executed. (SC0, SC1="1, 1", BU="0")
- (3) "Control of display ON / OFF" is executed. (SC0, SC1="0, 0", BU="0")

- Constraint on the timing

- Stabilization time of voltage booster, contrast adjuster and LCD drive bias voltage generator : $t_4 \geq 200$ [msec]
- Stop transition time of voltage booster, contrast adjuster and LCD drive bias voltage generator : $t_{16} \geq 200$ [msec]
- Wait time for display on : $t_5 > 0$

[Fig.9]

System Reset

1. Reset function

This LSI can reset the system by $\overline{\text{RES}}$ pad.

2. State of each block during reset

(1) CLOCK GENERATOR, TIMING GENERATOR

These circuits are initialized forcibly during reset ($\overline{\text{RES}}$ ="Low level").

(2) INSTRUCTION REGISTER & DECODER, CCB INTERFACE, SHIFT REGISTER

Contents of these circuits are initialized forcibly, and these circuits don't accept serial data during reset ($\overline{\text{RES}}$ ="Low level").

(3) ADDRESS COUNTOR

Contents of this circuit are initialized forcibly during reset ($\overline{\text{RES}}$ ="Low level").

(4) DISPLAY DATA RAM

Contents of RAM are not affected by reset.

(5) LATCH

Contents of LATCH are not affected by reset.

(6) COMMON DRIVER, SEGMENT DRIVER

Common drivers and segment drivers output V_{LCD5} level, the display of LCD is forced OFF during reset ($\overline{\text{RES}}$ ="Low level").

(7) VOLTAGE BOOSTER

Voltage booster stops, and the electric potential of VLCD is same as V_{BT11} during reset ($\overline{\text{RES}}$ ="Low level").

(8) CONTRAST ADJUSTER

Contrast adjuster stops, and the electric potential of VLCD0 is same as V_{LCD5} during reset ($\overline{\text{RES}}$ ="Low level").

(9) LCD DRIVE BIAS VOLTAGE GENERATOR


LCD drive bias voltage generator stops, and the electric potential of VLCD1, VLCD2, VLCD3 and VLCD4 are same as V_{LCD5} during reset ($\overline{\text{RES}}$ ="Low level").

LC450210PCH

3. The state of PAD during reset

PAD	The state during reset
S1 to S200	V _{LCD5}
COM1 to COM16	V _{LCD5}
VLCD	V _{BT1}
VLCD0	V _{LCD5}

PAD	The state during reset
VLCD1	V _{LCD5}
VLCD2	V _{LCD5}
VLCD3	V _{LCD5}
VLCD4	V _{LCD5}



LC450210PCH

Sample Circuits

Sample circuits are as follows.

	Duty	Bias	VDD	VLCD	Voltage booster	Contrast adjuster	LCD drive bias voltage generator
Sample circuit (1)	1/8 to 1/16	1/5	5.0V	VLCD is not supplied from the outside.	Quintuple voltage boost	Used	Used
Sample circuit (2)	1/8 to 1/16	1/5	5.0V	VLCD is not supplied from the outside.	Quadruple voltage boost	Used	Used
Sample circuit (3)	1/8 to 1/16	1/5	3.0V	VLCD is not supplied from the outside.	Quintuple voltage boost	Used	Used
Sample circuit (4)	1/8 to 1/16	1/5	5.0V	VLCD is supplied from the outside. (16.5V)	Unused	Used	Used
Sample circuit (5)	1/8 to 1/16	1/5	5.0V	VLCD is supplied from the outside. (16.5V)	Unused	Unused	Used
Sample circuit (6)	1/8 to 1/16	1/5	5.0V	VLCD is supplied from the outside. (16.5V)	Unused	Unused	Unused

LC450210PCH


Sample circuit (1)

1/8 to 1/16 Duty, 1/5 bias,

$V_{DD}=5.0V$, $V_{BT11}=5.0V$,

Quintuple voltage booster, Contrast adjuster and LCD drive bias voltage generator are used.

(REGE= V_{DD} , "Set of display method" instruction (DBC="1", CTC0, CTC1="1, 1", DR="1") is executed.)



$$1[\mu F] \leq C_{vd} \leq 10[\mu F]$$

$$1[\mu F] \leq C_{bt} \leq 10[\mu F]$$

$$1[\mu F] \leq C_1 \leq 10[\mu F]$$

$$1[\mu F] \leq C_2 \leq 10[\mu F]$$

$$1[\mu F] \leq C_3 \leq 10[\mu F]$$

$$1[\mu F] \leq C_4 \leq 10[\mu F]$$

$$1[\mu F] \leq C_{vl} \leq 10[\mu F]$$

$$0.1[\mu F] \leq C_{vm} \leq 0.47[\mu F]$$

$$4.5V \leq V_{BT11} \leq V_{DD} \leq 5.5V$$

$$V_{LCD} = 16.0V[\text{Typ.}] (=V_{BT12} \times 5)$$

(*1) When 1/4 bias is set (DR="0"), make sure to open VLCD3.

(*2) When the internal oscillator operating mode is set (OC="0"), make sure to connect OSCI to VSS.

(*3) Make sure to open unused common and segment drivers.

(*4) When " $V_{BT11} > 5.5V$ " is assumed during discharge of capacitors for voltage booster, make sure to connect a zener diode "D" between VBT11 and VSS.

LC450210PCH


Sample circuit (2)

1/8 to 1/16 Duty, 1/5 bias,

$V_{DD}=5.0V$, $V_{BT11}=5.0V$,

Quadruple voltage booster, Contrast adjuster and LCD drive bias voltage generator are used.

(REGE= V_{DD} , "Set of display method" instruction (DBC="1", CTC0, CTC1="1, 1", DR="1") is executed.)



$$1[\mu F] \leq C_{vd} \leq 10[\mu F]$$

$$1[\mu F] \leq C_{bt} \leq 10[\mu F]$$

$$1[\mu F] \leq C_1 \leq 10[\mu F]$$

$$1[\mu F] \leq C_2 \leq 10[\mu F]$$

$$1[\mu F] \leq C_3 \leq 10[\mu F]$$

$$1[\mu F] \leq C_{v1} \leq 10[\mu F]$$

$$0.1[\mu F] \leq C_{vm} \leq 0.47[\mu F]$$

$$4.5V \leq V_{BT11} \leq V_{DD} \leq 5.5V$$

$$V_{LCD}=12.8V[Typ.] (=V_{BT12} \times 4)$$

(*1) When 1/4 bias is set (DR="0"), make sure to open VLCD3.

(*2) When the internal oscillator operating mode is set (OC="0"), make sure to connect OSCI to VSS.

(*3) Make sure to open unused common and segment drivers.

(*4) When " $V_{BT11} > 5.5V$ " is assumed during discharge of capacitors for voltage booster, make sure to connect a zener diode "D" between VBT11 and VSS.

LC450210PCH


Sample circuit (3)

1/8 to 1/16 Duty, 1/5 bias,

$V_{DD}=3.0V$, $V_{BT11}=V_{BT12}=3.0V$,

Quintuple voltage booster, Contrast adjuster and LCD drive bias voltage generator are used.

($REGE=VSS$, "Set of display method" instruction ($DBC="1"$, $CTC0$, $CTC1="1, 1"$, $DR="1"$) is executed.)



$$1[\mu F] \leq C_{vd} \leq 10[\mu F]$$

$$1[\mu F] \leq C_{bt} \leq 10[\mu F]$$

$$1[\mu F] \leq C_1 \leq 10[\mu F]$$

$$1[\mu F] \leq C_2 \leq 10[\mu F]$$

$$1[\mu F] \leq C_3 \leq 10[\mu F]$$

$$1[\mu F] \leq C_4 \leq 10[\mu F]$$

$$1[\mu F] \leq C_{vl} \leq 10[\mu F]$$

$$0.1[\mu F] \leq C_{vm} \leq 0.47[\mu F]$$

$$2.7V \leq V_{BT11}=V_{BT12} \leq V_{DD} \leq 3.3V$$

$$V_{LCD}=15.0V[Typ.] (=V_{BT12} \times 5)$$

(*1) When 1/4 bias is set ($DR="0"$), make sure to open VLCD3.

(*2) When the internal oscillator operating mode is set ($OC="0"$), make sure to connect OSCI to VSS.

(*3) Make sure to open unused common and segment drivers.

(*4) When " $V_{BT11} > 3.6V$ " is assumed during discharge of capacitors for voltage booster, make sure to connect a zener diode "D" between VBT11 and VSS.

LC450210PCH


Sample circuit (4)

1/8 to 1/16 Duty, 1/5 bias,

$V_{DD}=5.0V$, $V_{LCD}=16.5V$ (Voltage booster is not used, and supply VLCD from the outside),

Contrast adjuster and LCD drive bias voltage generator are used.

(REGE= V_{DD} , "Set of display method" instruction (DBC="0", CTC0, CTC1="1, 1", DR="1") is executed.)



$$1[\mu F] \leq C_{vd} \leq 10[\mu F]$$

$$1[\mu F] \leq C_{vl} \leq 10[\mu F]$$

$$0.1[\mu F] \leq C_{vm} \leq 0.47[\mu F]$$

$$4.5V \leq V_{LCD} \leq 16.5V$$

(*1) When 1/4 bias is set (DR="0"), make sure to open VLCD3.

(*2) When the internal oscillator operating mode is set (OC="0"), make sure to connect OSC1 to VSS.

(*3) Make sure to open unused common and segment drivers.

LC450210PCH

Sample circuit (5)


1/8 to 1/16 Duty, 1/5 bias,

$V_{DD}=5.0V$, $V_{LCD}=16.5V$ (Voltage booster is not used, and supply VLCD from the outside),

Contrast adjuster is not used (Input the VLCD voltage to VLCD0 pad),

LCD drive bias voltage generator is used.

(REGE= V_{DD} , "Set of display method" instruction (DBC="0", CTC0, CTC1="0, 1", DR="1") is executed.)



$1[\mu F] \leq C_{vd} \leq 10[\mu F]$
 $1[\mu F] \leq C_{vl} \leq 10[\mu F]$
 $0.1[\mu F] \leq C_{vm} \leq 0.47[\mu F]$
 $4.5V \leq V_{LCD} \leq 16.5V$
 $V_{LCD0}=V_{LCD}$

(*1) When 1/4 bias is set (DR="0"), make sure to open VLCD3.

(*2) When the internal oscillator operating mode is set (OC="0"), make sure to connect OSCI to VSS.

(*3) Make sure to open unused common and segment drivers.

LC450210PCH


Sample circuit (6)

1/8 to 1/16 Duty, 1/5 bias,

$V_{DD}=5.0V$, $V_{LCD}=16.5V$ (Voltage booster is not used, and supply VLCD from the outside),

Contrast adjuster and LCD drive bias voltage generator are not used (Input the voltage to VLCD0, VLCD1, VLCD2, VLCD3 and VLCD4 from the outside.).

(REGE= V_{DD} , "Set of display method" instruction (DBC="0", CTC0, CTC1="0, 0", DR="1") is executed.)



$$1[\mu F] \leq C_{vd} \leq 10[\mu F]$$

$$1[\mu F] \leq C_{vl} \leq 10[\mu F]$$

$$0.1[\mu F] \leq C_{vm} \leq 0.47[\mu F]$$

$$4.5V \leq V_{LCD} \leq 16.5V$$

$$V_{LCD1} < V_{LCD0} \leq V_{LCD}$$

$$V_{LCD2} < V_{LCD1} < V_{LCD0}$$

$$V_{LCD3} < V_{LCD2} < V_{LCD1}$$

$$V_{LCD4} < V_{LCD3} < V_{LCD2}$$

$$V_{LCD5} < V_{LCD4} < V_{LCD3}$$

(*1) When 1/4 bias is set (DR="0"), make sure to open VLCD3.

(*2) When the internal oscillator operating mode is set (OC="0"), make sure to connect OSCI to VSS.

(*3) Make sure to open unused common and segment drivers.

Caution

Caution is provided as follows for the stable operation of this LSI. However, caution does not provide any guarantee for operation and characteristics of this LSI.

Moreover, examples of application circuit described are used only to explain internal operation and usage of this LSI. Therefore, it is necessary to design an application or set, in consideration of an LCD specification and condition.

(1) Power supply pads

All power supply pads must be connected to the power supply, and don't open.

(2) ITO (Indium Tin Oxide) line

Wire the ITO line for power supply and voltage booster as short and wide as possible, because it is necessary to minimize the parasitic resistance of ITO line.

(3) Signal wiring and connection

DUMMY pads should be opened.

(4) Unused input pads

Unfixed input pads cause the unstable operation or the leak current of power supply, because this LSI adopts a CMOS process. Make sure to connect the open pad of logic input to VDD or VSS.

(5) Protection from light

An exposure to the light may cause the malfunction of this LSI. Make sure to shut out the surface, side and back of this LSI from the light when this LSI is mounted to the product.

LC450210PCH

PAD Assignment (Bump Side View)

Unit: [μm]


PAD No.320 → COM8
 PAD No.319 → COM7
 PAD No.318 → COM6
 PAD No.317 → COM5
 PAD No.316 → COM4
 PAD No.315 → COM3
 PAD No.314 → COM2
 PAD No.313 → COM1
 PAD No.312 → DUMMY

DUMMY ← PAD No.1


S1 ← PAD No.2
 S2 ← PAD No.3
 S3 ← PAD No.4
 S4 ← PAD No.5
 S5 ← PAD No.6
 S6 ← PAD No.7

PAD No.311 → VLCD4
 PAD No.310 → VLCD4
 PAD No.309 → VLCD4
 PAD No.308 → VLCD1
 PAD No.307 → VLCD1
 PAD No.306 → VLCD1
 PAD No.305 → VLCD3

Bump shape A
(Segment driver)



Bump shape C
(Power supply, I/O)




+Y
 (0,0)
 +X

S195 ← PAD No.196
 S196 ← PAD No.197
 S197 ← PAD No.198
 S198 ← PAD No.199
 S199 ← PAD No.200
 S200 ← PAD No.201

DUMMY ← PAD No.202

Chip name
 PAD No.218 → CE
 PAD No.217 → $\overline{\text{RES}}$
 PAD No.216 → VLOGIC
 PAD No.215 → TSO
 PAD No.214 → TSOUT3
 PAD No.213 → TSOUT2
 PAD No.212 → TSOUT1

Bump shape B
(Common driver)



COM16 ← PAD No.203
 COM15 ← PAD No.204
 COM14 ← PAD No.205
 COM13 ← PAD No.206
 COM12 ← PAD No.207
 COM11 ← PAD No.208
 COM10 ← PAD No.209
 COM9 ← PAD No.210
 DUMMY ← PAD No.211

LC450210PCH

- Chip size (X, Y and S are based on the dicing center.)


X = 1.49 mm Y = 10.63 mm S = 15.8387 mm² Chip thickness = 400 μm

- Au bump (Typ.)


Item	PAD No.	Bump shape	Size		
			X [μm]	Y [μm]	S [μm ²]
Bump size	1 to 202	A	170	27	4,590
	203 to 210, 313 to 320	B	45	99	4,455
	211 to 312	C	68	65	4,420
Min. bump pitch	1 to 202	A	50		-
	203 to 210, 313 to 320	B	75		-
	211 to 312	C	100		-
Min. bump clearance	1 to 202	A	23		-
	203 to 210, 313 to 320	B	30		-
	211 to 312	C	35		-
Bump height	All bumps		17		-

- Alignment mark


Alignment mark 1



Alignment mark 2



Alignment mark 3



Unit: μm

- Center coordinates of alignment marks

Alignment mark	X coordinate [μm]	Y coordinate [μm]
Alignment mark 1	-628	-5110
Alignment mark 2	-628	5110
Alignment mark 3	638	-5070

LC450210PCH

Center coordinates of PADs

PAD No.	PAD Name	X coordinate [μm]	Y coordinate [μm]	Bump shape
1	DUMMY	-574.5	5216	A
2	S1	-574.5	4975	A
3	S2	-574.5	4925	A
4	S3	-574.5	4875	A
5	S4	-574.5	4825	A
6	S5	-574.5	4775	A
7	S6	-574.5	4725	A
8	S7	-574.5	4675	A
9	S8	-574.5	4625	A
10	S9	-574.5	4575	A
11	S10	-574.5	4525	A
12	S11	-574.5	4475	A
13	S12	-574.5	4425	A
14	S13	-574.5	4375	A
15	S14	-574.5	4325	A
16	S15	-574.5	4275	A
17	S16	-574.5	4225	A
18	S17	-574.5	4175	A
19	S18	-574.5	4125	A
20	S19	-574.5	4075	A
21	S20	-574.5	4025	A
22	S21	-574.5	3975	A
23	S22	-574.5	3925	A
24	S23	-574.5	3875	A
25	S24	-574.5	3825	A
26	S25	-574.5	3775	A
27	S26	-574.5	3725	A
28	S27	-574.5	3675	A
29	S28	-574.5	3625	A
30	S29	-574.5	3575	A
31	S30	-574.5	3525	A
32	S31	-574.5	3475	A
33	S32	-574.5	3425	A
34	S33	-574.5	3375	A
35	S34	-574.5	3325	A
36	S35	-574.5	3275	A
37	S36	-574.5	3225	A
38	S37	-574.5	3175	A
39	S38	-574.5	3125	A
40	S39	-574.5	3075	A
41	S40	-574.5	3025	A
42	S41	-574.5	2975	A
43	S42	-574.5	2925	A
44	S43	-574.5	2875	A
45	S44	-574.5	2825	A
46	S45	-574.5	2775	A
47	S46	-574.5	2725	A
48	S47	-574.5	2675	A
49	S48	-574.5	2625	A
50	S49	-574.5	2575	A
51	S50	-574.5	2525	A
52	S51	-574.5	2475	A
53	S52	-574.5	2425	A
54	S53	-574.5	2375	A
55	S54	-574.5	2325	A
56	S55	-574.5	2275	A
57	S56	-574.5	2225	A
58	S57	-574.5	2175	A
59	S58	-574.5	2125	A
60	S59	-574.5	2075	A

PAD No.	PAD Name	X coordinate [μm]	Y coordinate [μm]	Bump shape
61	S60	-574.5	2025	A
62	S61	-574.5	1975	A
63	S62	-574.5	1925	A
64	S63	-574.5	1875	A
65	S64	-574.5	1825	A
66	S65	-574.5	1775	A
67	S66	-574.5	1725	A
68	S67	-574.5	1675	A
69	S68	-574.5	1625	A
70	S69	-574.5	1575	A
71	S70	-574.5	1525	A
72	S71	-574.5	1475	A
73	S72	-574.5	1425	A
74	S73	-574.5	1375	A
75	S74	-574.5	1325	A
76	S75	-574.5	1275	A
77	S76	-574.5	1225	A
78	S77	-574.5	1175	A
79	S78	-574.5	1125	A
80	S79	-574.5	1075	A
81	S80	-574.5	1025	A
82	S81	-574.5	975	A
83	S82	-574.5	925	A
84	S83	-574.5	875	A
85	S84	-574.5	825	A
86	S85	-574.5	775	A
87	S86	-574.5	725	A
88	S87	-574.5	675	A
89	S88	-574.5	625	A
90	S89	-574.5	575	A
91	S90	-574.5	525	A
92	S91	-574.5	475	A
93	S92	-574.5	425	A
94	S93	-574.5	375	A
95	S94	-574.5	325	A
96	S95	-574.5	275	A
97	S96	-574.5	225	A
98	S97	-574.5	175	A
99	S98	-574.5	125	A
100	S99	-574.5	75	A
101	S100	-574.5	25	A
102	S101	-574.5	-25	A
103	S102	-574.5	-75	A
104	S103	-574.5	-125	A
105	S104	-574.5	-175	A
106	S105	-574.5	-225	A
107	S106	-574.5	-275	A
108	S107	-574.5	-325	A
109	S108	-574.5	-375	A
110	S109	-574.5	-425	A
111	S110	-574.5	-475	A
112	S111	-574.5	-525	A
113	S112	-574.5	-575	A
114	S113	-574.5	-625	A
115	S114	-574.5	-675	A
116	S115	-574.5	-725	A
117	S116	-574.5	-775	A
118	S117	-574.5	-825	A
119	S118	-574.5	-875	A
120	S119	-574.5	-925	A

LC450210PCH

PAD No.	PAD Name	X coordinate [μm]	Y coordinate [μm]	Bump shape
121	S120	-574.5	-975	A
122	S121	-574.5	-1025	A
123	S122	-574.5	-1075	A
124	S123	-574.5	-1125	A
125	S124	-574.5	-1175	A
126	S125	-574.5	-1225	A
127	S126	-574.5	-1275	A
128	S127	-574.5	-1325	A
129	S128	-574.5	-1375	A
130	S129	-574.5	-1425	A
131	S130	-574.5	-1475	A
132	S131	-574.5	-1525	A
133	S132	-574.5	-1575	A
134	S133	-574.5	-1625	A
135	S134	-574.5	-1675	A
136	S135	-574.5	-1725	A
137	S136	-574.5	-1775	A
138	S137	-574.5	-1825	A
139	S138	-574.5	-1875	A
140	S139	-574.5	-1925	A
141	S140	-574.5	-1975	A
142	S141	-574.5	-2025	A
143	S142	-574.5	-2075	A
144	S143	-574.5	-2125	A
145	S144	-574.5	-2175	A
146	S145	-574.5	-2225	A
147	S146	-574.5	-2275	A
148	S147	-574.5	-2325	A
149	S148	-574.5	-2375	A
150	S149	-574.5	-2425	A
151	S150	-574.5	-2475	A
152	S151	-574.5	-2525	A
153	S152	-574.5	-2575	A
154	S153	-574.5	-2625	A
155	S154	-574.5	-2675	A
156	S155	-574.5	-2725	A
157	S156	-574.5	-2775	A
158	S157	-574.5	-2825	A
159	S158	-574.5	-2875	A
160	S159	-574.5	-2925	A
161	S160	-574.5	-2975	A
162	S161	-574.5	-3025	A
163	S162	-574.5	-3075	A
164	S163	-574.5	-3125	A
165	S164	-574.5	-3175	A
166	S165	-574.5	-3225	A
167	S166	-574.5	-3275	A
168	S167	-574.5	-3325	A
169	S168	-574.5	-3375	A
170	S169	-574.5	-3425	A
171	S170	-574.5	-3475	A
172	S171	-574.5	-3525	A
173	S172	-574.5	-3575	A
174	S173	-574.5	-3625	A
175	S174	-574.5	-3675	A
176	S175	-574.5	-3725	A
177	S176	-574.5	-3775	A
178	S177	-574.5	-3825	A
179	S178	-574.5	-3875	A
180	S179	-574.5	-3925	A

PAD No.	PAD Name	X coordinate [μm]	Y coordinate [μm]	Bump shape
181	S180	-574.5	-3975	A
182	S181	-574.5	-4025	A
183	S182	-574.5	-4075	A
184	S183	-574.5	-4125	A
185	S184	-574.5	-4175	A
186	S185	-574.5	-4225	A
187	S186	-574.5	-4275	A
188	S187	-574.5	-4325	A
189	S188	-574.5	-4375	A
190	S189	-574.5	-4425	A
191	S190	-574.5	-4475	A
192	S191	-574.5	-4525	A
193	S192	-574.5	-4575	A
194	S193	-574.5	-4625	A
195	S194	-574.5	-4675	A
196	S195	-574.5	-4725	A
197	S196	-574.5	-4775	A
198	S197	-574.5	-4825	A
199	S198	-574.5	-4875	A
200	S199	-574.5	-4925	A
201	S200	-574.5	-4975	A
202	DUMMY	-574.5	-5216	A
203	COM16	-135	-5182	B
204	COM15	-60	-5182	B
205	COM14	15	-5182	B
206	COM13	90	-5182	B
207	COM12	165	-5182	B
208	COM11	240	-5182	B
209	COM10	315	-5182	B
210	COM9	390	-5182	B
211	DUMMY	623.5	-5197	C
212	TSOUT1	623.5	-4900	C
213	TSOUT2	623.5	-4800	C
214	TSOUT3	623.5	-4700	C
215	TSO	623.5	-4600	C
216	VLOGIC	623.5	-4500	C
217	RES	623.5	-4400	C
218	CE	623.5	-4300	C
219	DI	623.5	-4200	C
220	CL	623.5	-4100	C
221	OSCI	623.5	-4000	C
222	TSIN1	623.5	-3900	C
223	TSIN2	623.5	-3800	C
224	TSIN3	623.5	-3700	C
225	TSIN4	623.5	-3600	C
226	VSS	623.5	-3500	C
227	VSS	623.5	-3400	C
228	VSS	623.5	-3300	C
229	VSS	623.5	-3200	C
230	REGE	623.5	-3100	C
231	VDD	623.5	-3000	C
232	VDD	623.5	-2900	C
233	VDD	623.5	-2800	C
234	VDD	623.5	-2700	C
235	VSS	623.5	-2600	C
236	VSS	623.5	-2500	C
237	VSS	623.5	-2400	C
238	VSS	623.5	-2300	C
239	VSS	623.5	-2200	C
240	VSS	623.5	-2100	C

LC450210PCH

PAD No.	PAD Name	X coordinate [μm]	Y coordinate [μm]	Bump shape
241	VSS	623.5	-2000	C
242	VSS	623.5	-1900	C
243	VSS	623.5	-1800	C
244	VBTI1	623.5	-1700	C
245	VBTI1	623.5	-1600	C
246	VBTI1	623.5	-1500	C
247	VBTI1	623.5	-1400	C
248	VBTI1	623.5	-1300	C
249	VBTI2	623.5	-1200	C
250	VBTI2	623.5	-1100	C
251	VBTI2	623.5	-1000	C
252	VBTI2	623.5	-900	C
253	VBTI2	623.5	-800	C
254	CP1P	623.5	-700	C
255	CP1P	623.5	-600	C
256	CP1P	623.5	-500	C
257	CP1P	623.5	-400	C
258	CP12N	623.5	-300	C
259	CP12N	623.5	-200	C
260	CP12N	623.5	-100	C
261	CP12N	623.5	0	C
262	CP12N	623.5	100	C
263	CP12N	623.5	200	C
264	CP12N	623.5	300	C
265	CP2P	623.5	400	C
266	CP2P	623.5	500	C
267	CP2P	623.5	600	C
268	CP2P	623.5	700	C
269	CP3P	623.5	800	C
270	CP3P	623.5	900	C
271	CP3P	623.5	1000	C
272	CP3P	623.5	1100	C
273	CP34N	623.5	1200	C
274	CP34N	623.5	1300	C
275	CP34N	623.5	1400	C
276	CP34N	623.5	1500	C
277	CP34N	623.5	1600	C
278	CP34N	623.5	1700	C
279	CP34N	623.5	1800	C
280	CP4P	623.5	1900	C
281	CP4P	623.5	2000	C
282	CP4P	623.5	2100	C
283	CP4P	623.5	2200	C
284	VLCD	623.5	2300	C
285	VLCD	623.5	2400	C
286	VLCD	623.5	2500	C
287	VLCD	623.5	2600	C
288	VLCD	623.5	2700	C
289	VLCD	623.5	2800	C
290	VLCD0	623.5	2900	C
291	VLCD0	623.5	3000	C
292	VLCD0	623.5	3100	C
293	VLCD0	623.5	3200	C
294	VLCD0	623.5	3300	C
295	VLCD5	623.5	3400	C
296	VLCD5	623.5	3500	C
297	VLCD5	623.5	3600	C
298	VLCD5	623.5	3700	C
299	VLCD5	623.5	3800	C
300	VLCD2	623.5	3900	C

PAD No.	PAD Name	X coordinate [μm]	Y coordinate [μm]	Bump shape
301	VLCD2	623.5	4000	C
302	VLCD2	623.5	4100	C
303	VLCD3	623.5	4200	C
304	VLCD3	623.5	4300	C
305	VLCD3	623.5	4400	C
306	VLCD1	623.5	4500	C
307	VLCD1	623.5	4600	C
308	VLCD1	623.5	4700	C
309	VLCD4	623.5	4800	C
310	VLCD4	623.5	4900	C
311	VLCD4	623.5	5000	C
312	DUMMY	623.5	5197	C
313	COM1	390	5182	B
314	COM2	315	5182	B
315	COM3	240	5182	B
316	COM4	165	5182	B
317	COM5	90	5182	B
318	COM6	15	5182	B
319	COM7	-60	5182	B
320	COM8	-135	5182	B

LC450210PCH

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC450210PCH-T3	Chip with Au bumps (Pb-Free)	960 / Waffle Pack

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.