


**X-Class HiPerFET™
Power MOSFET**
IXFJ20N85X


V_{DSS} = 850V
I_{D25} = 9.5A
R_{DS(on)} ≤ 360mΩ

(Electrically Isolated Tab)

N-Channel Enhancement Mode
 Avalanche Rated
 Fast Intrinsic Rectifier



ISO TO-247™
 E153432



Symbol	Test Conditions	Maximum Ratings	
V _{DSS}	T _J = 25°C to 150°C	850	V
V _{DGR}	T _J = 25°C to 150°C, R _{GS} = 1MΩ	850	V
V _{GSS}	Continuous	±30	V
V _{GSM}	Transient	±40	V
I _{D25}	T _C = 25°C	9.5	A
I _{DM}	T _C = 25°C, Pulse Width Limited by T _{JM}	50.0	A
I _A	T _C = 25°C	10	A
E _{AS}	T _C = 25°C	800	mJ
dv/dt	I _S ≤ I _{DM} , V _{DD} ≤ V _{DSS} , T _J ≤ 150°C	50	V/ns
P _D	T _C = 25°C	110	W
T _J		-55 ... +150	°C
T _{JM}		150	°C
T _{stg}		-55 ... +150	°C
T _L	Maximum Lead Temperature for Soldering	300	°C
T _{SOLD}	Plastic Body for 10s	260	°C
F _c	Mounting Torque	1.13 / 10	Nm/lb.in
V _{ISOL}	50/60 Hz, RM, t = 1min	2500	V~
Weight		5	g

Symbol	Test Conditions (T _J = 25°C, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
BV _{DSS}	V _{GS} = 0V, I _D = 1mA	850		V
V _{GS(th)}	V _{DS} = V _{GS} , I _D = 2.5mA	3.5		V
I _{GSS}	V _{GS} = ±30V, V _{DS} = 0V			±100 nA
I _{DSS}	V _{DS} = V _{DSS} , V _{GS} = 0V T _J = 125°C			25 μA 1.5 mA
R _{DS(on)}	V _{GS} = 10V, I _D = 10A, Note 1			360 mΩ

Features

- Silicon Chip on Direct-Copper Bond (DCB) Substrate
- Isolated Mounting Surface
- 2500V~ Electrical Isolation
- Fast Intrinsic Rectifier
- Avalanche Rated
- Low R_{DS(ON)} and Q_G
- Low Package Inductance

Advantages

- High Power Density
- Easy to Mount
- Space Savings

Applications

- Switch-Mode and Resonant-Mode Power Supplies
- DC-DC Converters
- Laser Drivers
- AC and DC Motor Drives
- Robotics and Servo Controls


Symbol	Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max
g_{fs}	$V_{DS} = 10\text{V}$, $I_D = 10\text{A}$, Note 1	6	10	S
R_{Gi}	Gate Input Resistance		0.8	Ω
C_{iss}	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1\text{MHz}$		1660	pF
C_{oss}			1730	pF
C_{rss}			24	pF
Effective Output Capacitance				
$C_{o(er)}$	Energy related } $V_{GS} = 0\text{V}$		67	pF
$C_{o(tr)}$	Time related } $V_{DS} = 0.8 \cdot V_{DSS}$		270	pF
$t_{d(on)}$	$V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 10\text{A}$ $R_G = 5\Omega$ (External)		20	ns
t_r			28	ns
$t_{d(off)}$			44	ns
t_i			20	ns
$Q_{g(on)}$	$V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 10\text{A}$		63	nC
Q_{gs}			12	nC
Q_{gd}			26	nC
R_{thJC}			1.13	$^\circ\text{C}/\text{W}$
R_{thCS}		0.30		$^\circ\text{C}/\text{W}$

Source-Drain Diode

Symbol	Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max
I_s	$V_{GS} = 0\text{V}$		20	A
I_{SM}	Repetitive, pulse Width Limited by T_{JM}		80	A
V_{SD}	$I_F = I_s$, $V_{GS} = 0\text{V}$, Note 1		1.4	V
t_{rr}	$I_F = 10\text{A}$, $-di/dt = 100\text{A}/\mu\text{s}$ $V_R = 100\text{V}$		190	ns
Q_{RM}			1.6	μC
I_{RM}			16.5	A

Note 1. Pulse test, $t \leq 300\mu\text{s}$, duty cycle, $d \leq 2\%$.

ISO TO-247 (IXFJ) OUTLINE



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.190	.205	4.83	5.21
A1	.087	.100	2.21	2.54
A2	.075	.085	1.91	2.16
b	.045	.055	1.14	1.40
b2	.075	.085	1.91	2.16
b4	.115	.126	2.92	3.20
c	.023	.033	0.58	0.84
D	.820	.840	20.83	21.34
E	.620	.635	15.75	16.13
E2	.175	.195	4.44	4.95
e	.215 BSC		5.45 BSC	
L	.780	.810	19.81	20.57
L1	.160	.177	4.06	4.50
Q	.220	.240	5.59	6.10
R	.520	.540	13.21	13.72
S	.242 BSC		6.15 BSC	
T	.355	.375	9.02	9.53
U	.345	.370	8.76	9.40
$\emptyset P$.140	.144	3.55	3.66
W	.000	.004	0.00	0.10

ADVANCED TECHNICAL INFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from a subjective evaluation of the design, based upon prior knowledge and experience, and constitute a "considered reflection" of the anticipated result. IXYS reserves the right to change limits, test conditions, and dimensions without notice.

IXYS Reserves the Right to Change Limits, Test Conditions, and Dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents: 4,835,592 4,931,844 5,049,961 5,237,481 6,162,665 6,404,065 B1 6,683,344 6,727,585 7,005,734 B2 7,157,338B2 4,860,072 5,017,508 5,063,307 5,381,025 6,259,123 B1 6,534,343 6,710,405 B2 6,759,692 7,063,975 B2 4,881,106 5,034,796 5,187,117 5,486,715 6,306,728 B1 6,583,505 6,710,463 6,771,478 B2 7,071,537







Fig. 1. Output Characteristics @ $T_J = 25^\circ\text{C}$ **Fig. 3. Output Characteristics @ $T_J = 125^\circ\text{C}$** **Fig. 5. $R_{DS(on)}$ Normalized to $I_D = 10\text{A}$ Value vs. Drain Current****Fig. 2. Extended Output Characteristics @ $T_J = 25^\circ\text{C}$** **Fig. 4. $R_{DS(on)}$ Normalized to $I_D = 10\text{A}$ Value vs. Junction Temperature****Fig. 6. Normalized Breakdown & Threshold Voltages vs. Junction Temperature**







Fig. 7. Maximum Drain Current vs. Case Temperature**Fig. 8. Input Admittance****Fig. 9. Transconductance****Fig. 10. Forward Voltage Drop of Intrinsic Diode****Fig. 11. Gate Charge****Fig. 12. Capacitance**

Fig. 13. Output Capacitance Stored Energy




Fig. 14. Forward-Bias Safe Operating Area




Fig. 15. Maximum Transient Thermal Impedance

