


Figure 7 Typical V_F vs. Temperature

Bypassing and PC Board Layout

The ACPL-W70L and ACPL-K73L optocouplers are extremely easy to use. ACPL-W70L and ACPL-K73L provide CMOS logic output due to the high-speed CMOS IC technology used.

The external components required for proper operation are the input limiting resistor and the output bypass capacitor. Capacitor values should be between 0.01 μ F and 0.1 μ F.

For each capacitor, the total lead length between both ends of the capacitor and the power-supply pins should not exceed 20 mm.

Propagation Delay, Pulse-Width Distortion, and Propagation Delay Skew

Propagation delay is a figure of merit that describes how quickly a logic signal propagates through a system. The propagation delay from low to high (t_{PLH}) is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high.

Similarly, the propagation delay from high to low (t_{PHL}) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (see [Figure 9](#)).

Pulse-width distortion (PWD) results when t_{PLH} and t_{PHL} differ in value. PWD is defined as the difference between t_{PLH} and t_{PHL} . This parameter determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20% to 30% of the minimum pulse width is tolerable; the exact figure depends on the particular application (RS232, RS422, T-1, etc.).

Propagation delay skew, t_{PSK} , is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delays is large enough, it determines the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either t_{PLH} or t_{PHL} , for any given group of optocouplers that are operating under the same conditions (i.e., the same supply voltage, output load, and operating temperature). As illustrated in [Figure 10](#), if the inputs of a group of optocouplers are switched either ON or OFF at the same time, t_{PSK} is the difference between the shortest propagation delay, either t_{PHL} or t_{PLH} , and the longest propagation delay, either t_{PHL} or t_{PLH} . As mentioned earlier, t_{PSK} can determine the maximum parallel data transmission rate.

[Figure 10](#) is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signal are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. [Figure 10](#) shows that there is uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap; otherwise, the clock signal might arrive before all of the data outputs have settled, or some of the data outputs might start to change before the clock signal has arrived.

With these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice t_{PSK} . A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The t_{PSK} specified optocouplers offer the advantages of guaranteed specifications for propagation delays, pulse-width distortion, and propagation delay skew over the recommended temperature and power supply ranges.

Figure 8 Recommended Printed Circuit Board Layout




Figure 9 Propagation Delay Skew Waveform





Figure 10 Parallel Data Transmission Example




Powering Sequence

V_{DD} must achieve a minimum level of 3V before powering up the output connecting component.

Input Limiting Resistor

The ACPL-W70L and ACPL-K73L are direct current driven (Figure 8), and thus eliminate the need for input power supply. To limit the amount of current flowing through the LED, it is recommended that a 530Ω resistor is connected in series with anode of LED (i.e., Pin 1 for ACPL-W70L, Pin 1 and P4 for ACPL-K73L) at 5V input signal. At 3.3V input signal, it is recommended to connect a 250Ω resistor in series with anode of LED. The recommended limiting resistor is based on the assumption that the driver output impedance is 50Ω (as shown in Figure 11).


Figure 11 Connection of Peaking Capacitor (C_{peak}) in Parallel of the Input Limiting Resistor (R_{limit}) to Improve Speed Performance




Speed Improvement

A peaking capacitor can be placed across the input current limit resistor (Figure 11) to achieve enhanced speed performance. The value of the peaking cap is dependent on the rise and fall time of the input signal and supply voltages and LED input driving current (I_F). Figure 12 shows significant improvement of propagation delay and pulse width distortion with added 100-pF peak capacitor at driving current of 6 mA and 5V power supply.

Figure 12 Improvement of t_p and PWD with Added 100-pF Peaking Capacitor in Parallel of Input Limiting Resistor



(i) $V_{DD2} = 5V$, $C_{peak} = 100\text{ pF}$, $R_{limit} = 530\Omega$



(ii) $V_{DD2} = 3.3V$, $C_{peak} = 100\text{ pF}$, $R_{limit} = 250\Omega$

Common-Mode Rejection for ACPL-W70L AND ACPL-K73L

Figure 13 shows the recommended driving circuit for the ACPL-W70L and ACPL-K73L for optimal common-mode rejection performance. Two LED-current setting resistors are used instead of one. This is to balance the common-mode impedance at LED anode and cathode. Common-mode transients can capacitively couple from the LED anode (or cathode) to the output-side ground causing current to be shunted away from the LED (which can be bad if the LED is on) or conversely cause current to be injected into the LED (bad if the LED is meant to be off). Figure 14 shows the parasitic capacitances that exist between LED anode/cathode and output ground (C_{LA} and C_{LC}). Also shown in Figure 14 on the input side is an AC-equivalent circuit.

Table 1 indicates the directions of I_{LP} and I_{LN} flow depending on the direction of the common-mode transient. For transients occurring when the LED is on, common-mode rejection (CM_L , since the output is in the low state) depends upon the amount of LED current drive (I_F).

For conditions where I_F is close to the switching threshold (I_{TH}), CM_L also depends on the extent that I_{LP} and I_{LN} balance each other. In other words, any condition where common-mode transients cause a momentary decrease in I_F (i.e., when $dV_{CM}/dt > 0$ and $|I_{FP}| > |I_{FN}|$, referring to Table 1) causes common-mode failure for transients that are fast enough.

Likewise, for common-mode transients that occur when the LED is off (i.e., CM_H , since the output is high), if an imbalance between I_{LP} and I_{LN} results in a transient I_F equal to or greater than the switching threshold of the optocoupler, the transient signal can cause the output to spike below 2V (which constitutes a CM_H failure).

By using the recommended circuit in Figure 13, good CM_R can be achieved. The resistors recommended in Figure 13 include both the output impedance of the logic driver circuit and the external limiting resistor. The balanced I_{LED} -setting resistors help equalize the common-mode voltage change at anode and cathode to reduce the amount by which I_{LED} is modulated from transient coupling through C_{LA} and C_{LC} .

Figure 13 Recommended Drive Circuit for ACPL-W70L and ACPL-K73L for High- CM_R




Figure 14 AC Equivalent of ACPL-W70L and ACPL-K73L




Table 1 Effects of Common-Mode Pulse Direction on Transient I_{LED}

If dV_{CM}/dt Is:	Then I_{LP} Flows:	And I_{LN} Flows:	If $ I_{LP} < I_{LN} $, LED I_F Current Is Momentarily:	If $ I_{LP} > I_{LN} $, LED I_F Current Is Momentarily:
Positive (>0)	Away from LED anode through C_{LA}	Away from LED cathode through C_{LC}	Increased	Decreased
Negative (<0)	Toward LED anode through C_{LA}	Toward LED cathode through C_{LC}	Decreased	Increased

CMR with Other Drive Circuits

CMR performance with drive circuits other than that shown in [Figure 13](#) can be enhanced by following these guidelines:

- Use of drive circuits where current is shunted from the LED in the LED OFF state (as shown in [Figure 15](#) and [Figure 16](#)). This is beneficial for good CM_H .
- Use of typical $I_{FH} = 6\text{ mA}$ per data sheet recommendation.

Using any one of the drive circuits in [Figure 15](#), [Figure 16](#), and [Figure 17](#) with $I_F = 6\text{ mA}$ results in a typical CMR of 10 kV/s for ACPL-W70L and ACPL-K73L, as long as the PC board layout practices are followed. [Figure 15](#) shows a circuit that can be used with any totem-pole-output TTL/LSTTL/HCMOS logic gate. The buffer PNP transistor allows the circuit to be used with logic devices that have low current-sinking capability. It also helps maintain the driving-gate power-supply current at a constant level to minimize ground shifting for other devices connected to the input-supply ground.






Figure 15 TTL Interface Circuit for the ACPL-W70L Families

Figure 16 TTL Open-Collector/Open Drain Gate Drive Circuit for ACPL-W70L Families**Figure 17 CMOS Gate Drive Circuit for ACPL-W70L Families**

When using an open-collector TTL or open-drain CMOS logic gate, the circuit in Figure 16 can be used. When using a CMOS gate to drive the optocoupler, the circuit shown in Figure 17, where the resistor is recommended to connect to the anode of the LED, can be used.

Figure 18 Test Circuit for Common-Mode Transient Immunity and Typical Waveforms

For product information and a complete list of distributors, please go to our web site: www.broadcom.com.

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom in the United States, certain other countries and/or the EU.

Copyright © 2016 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design.

Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AV02-1267EN – October 7, 2016

