

# LTC1657/LTC1657L

### Parallel 16-Bit Rail-to-Rail Micropower DAC

### FEATURES

- 16-Bit Monotonic Over Temperature
- Deglitched Rail-to-Rail Voltage Output: 8nV•s
- I<sub>CC</sub>: 650µA Typ
- Maximum DNL Error: ±1LSB
- Settling Time: 20µs to ±1LSB
- Built-In Reference: 2.048V (LTC1657) 1.25V (LTC1657L)
- Internal Power-On Reset to Zero Volts
- Asynchronous CLR Pin
- Output Buffer Configurable for Gain of 1 or 2
- Parallel 16-Bit or 2-Byte Double Buffered Interface
- Multiplying Capability
- Narrow 28-Lead SSOP Package

### **APPLICATIONS**

- Instrumentation
- Digital Calibration
- Industrial Process Control
- Automatic Test Equipment
- Communication Test Equipment


## DESCRIPTION

The LTC<sup>®</sup>1657/LTC1657L are complete single supply, railto-rail voltage output, 16-bit digital-to-analog converters (DAC) in a 28-pin SSOP package. They include a rail-to-rail output buffer amplifier, an internal reference and a double buffered parallel digital interface.

The LTC1657/LTC1657L have separate reference input pins that can be driven by an external reference. The full-scale output can be 1 or 2 times the reference voltage depending on how the X1/X2 pin is connected. The LTC1657 operates from a 4.5V to 5.5V supply and has an onboard 2.048V reference. The LTC1657L operates from a 2.7V to 5.5V supply and has an onboard 1.25V reference.

The LTC1657/LTC1657L are similar to Linear Technology Corporation's LTC1450/LTC1450L 12-bit  $V_{OUT}$  DAC family, allowing an upgrade path. They are the only buffered 16-bit parallel DACs in a 28-lead SSOP package and include an onboard reference for stand alone performance.

𝗭, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.



# **BLOCK DIAGRAM**




## ABSOLUTE MAXIMUM RATINGS

(Note 1)

V <sub>CC</sub> to GND–0.5V to 7.5V TTL Input Voltage, REFHI, REFLO,
X1/X2
$V_{OUT}$ , REFOUT0.5V to ( $V_{CC}$ + 0.5V)
Operating Temperature Range
LTC1657C/LTC1657LC 0°C to 70°C
LTC1657I/LTC1657LI40°C to 85°C
Maximum Junction Temperature 125°C
Storage Temperature Range –65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

## PACKAGE/ORDER INFORMATION



# ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC1657CGN#PBF	LTC1657CGN#TRPBF	1657CGN	28-Lead Plastic SSOP	0°C to 70°C
LTC1657IGN#PBF	LTC1657IGN#TRPBF	1657IGN	28-Lead Plastic SSOP	-40°C to 85°C
LTC1657LCGN#PBF	LTC1657LCGN#TRPBF	1657LCGN	28-Lead Plastic SSOP	0°C to 70°C
LTC1657LIGN#PBF	LTC1657LIGN#TRPBF	1657LIGN	28-Lead Plastic SSOP	-40°C to 85°C
		OBSOLETE F	PACKAGE	
LTC1657CN#PBF	LTC1657CN#TRPBF	1657CN	28-Lead PDIP	0°C to 70°C
LTC1657IN#PBF	LTC1657IN#TRPBF	1657IN	28-Lead PDIP	-40°C to 85°C
LTC1657LCN#PBF	LTC1657LCN#TRPBF	1657LCN	28-Lead PDIP	0°C to 70°C
LTC1657LIN#PBF	LTC1657LIN#TRPBF	1657LIN	28-Lead PDIP	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 4.5V to 5.5V (LTC1657), V<sub>CC</sub> = 2.7V to 5.5V (LTC1657L), V<sub>OUT</sub> unloaded, REFOUT tied to REFHI, REFLO tied to GND, X1/X2 tied to GND, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
DAC (Note	2)						
	Resolution			16			Bits
	Monotonicity			16			Bits
DNL	Differential Nonlinearity	Guaranteed Monotonic (Note 3)			±0.5	±1	LSB
INL	Integral Nonlinearity	(Note 3)			±4	±12	LSB
ZSE	Zero Scale Error			0		2	mV
V <sub>OS</sub>	Offset Error	Measured at Code 200 (LTC1657)			±0.3	±3	mV
		Measured at Code 200 (LTC1657L)			±0.4	±4	mV
V <sub>OS</sub> TC	Offset Error Tempco				±5		μV/°C
	Gain Error				±2	±16	LSB
	Gain Error Drift	LTC1657			0.5		ppm/°C
		LTC1657L			1.0		ppm/°C
Power Sup	oply						
V <sub>CC</sub>	Positive Supply Voltage	For Specified Performance (LTC1657)		4.5		5.5	V
		For Specified Performance (LTC1657L)		2.7		5.5	V
I <sub>CC</sub>	Supply Current	(Note 4)			650	1200	μA
Op Amp D	C Performance						
	Short-Circuit Current Low	V <sub>OUT</sub> Shorted to GND			70	120	mA
	Short-Circuit Current High	V <sub>OUT</sub> Shorted to V <sub>CC</sub>			80	140	mA
	Output Impedance to GND	Input Code = 0 (LTC1657)			40	120	Ω
		Input Code = 0 (LTC1657L)			120	275	Ω
	Output Line Regulation	Input Code = 65535, LTC1657: $V_{CC}$ = 4.5V to 5.5V				4	mV/V
		Input Code = 65535, LTC1657L: $V_{CC}$ = 2.7V to 5.5V				3	mV/V
AC Perform	nance						
	Voltage Output Slew Rate	(Note 5)		±0.3	±0.7		V/µs
	Voltage Output Settling Time	(Note 5) to 0.0015% (16-Bit Settling Time)			20		μs
		(Note 5) to 0.012% (13-Bit Settling Time)			10		μs
	Digital Feedthrough	(Note 6)			0.3		nV•s
	Midscale Glitch Impulse	DAC Switch Between 8000H and 7FFFH			8		nV•s
	Output Voltage Noise Using Internal Reference at 1kHz	X1/X2 Tied to V <sub>OUT</sub> (Notes 8, 9) LTC1657 LTC1657L			165 105		nV/√Hz nV/√Hz
	Output Voltage Noise Using External Reference at 1kHz	X1/X2 Tied to V <sub>OUT</sub> (Notes 8, 9, 10)			50		nV/√Hz
	Output Voltage Noise Density Using Internal Reference from 0.1Hz to 10Hz	X1/X2 Tied to V <sub>OUT</sub> (Notes 8, 9)			8		μV <sub>P-P</sub>
	Reference Input Multiplying BW				700		kHz



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 4.5V to 5.5V (LTC1657), V<sub>CC</sub> = 2.7V to 5.5V (LTC1657L), V<sub>OUT</sub> unloaded, REFOUT tied to REFHI, REFLO tied to GND, X1/X2 tied to GND, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
Reference	Output (REFOUT)						
	Reference Output Voltage	LTC1657		2.036	2.048	2.060	V
		LTC1657L	•	1.240	1.250	1.260	V
	Reference Output Temperature Coefficient				15		ppm/°C
	Reference Line Regulation	LTC1657: V <sub>CC</sub> = 4.5V to 5.5V	•			±1.5	mV/V
		LTC1657L: V <sub>CC</sub> = 2.7V to 5.5V	•			±1.0	mV/V
	Reference Load Regulation	Measured at I <sub>OUT</sub> = 100µA (LTC1657)	•			5	mV/A
		Measured at $I_{OUT} = 100\mu A (LTC1657L)$	•			3	mV/A
	Short-Circuit Current	REFOUT Shorted to GND	•		50	100	mA
	Reference Output Voltage Noise at 1kHz	LTC1657			150		nV/√Hz
		LTC1657L			90		nV/√Hz
	Reference Output Voltage Noise Density from 0.1Hz to 10Hz				6		μV <sub>P-P</sub>
Reference	Input						
	REFHI, REFLO Input Range	(Note 7) See Applications Information X1/X2 Tied to V <sub>OUT</sub> X1/X2 Tied to GND	•	0		V <sub>CC</sub> - 1.5 V <sub>CC</sub> /2	V V
	REFHI Input Resistance	LTC1657	•	16	25		kΩ
		LTC1657L (Relative to REFLO)	•	16	23		kΩ



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, V<sub>CC</sub> = 5V (LTC1657), V<sub>CC</sub> = 3V (LTC1657L), unless otherwise noted.

					LTC1657			LTC1657L		
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
Digital I/O	·									<u>.</u>
V <sub>IH</sub>	Digital Input High Voltage			2.4			2.0			V
V <sub>IL</sub>	Digital Input Low Voltage		•			0.8			0.6	V
I <sub>LEAK</sub>	Digital Input Leakage	$V_{IN} = GND$ to $V_{CC}$	•			±10			±10	μA
CIN	Digital Input Capacitance	(Note 7)	•			10			10	pF
Switching (	Characteristics									<u> </u>
t <sub>CS</sub>	CS (MSB or LSB) Pulse Width		•	40			60			ns
t <sub>WR</sub>	WR Pulse Width		•	40			60			ns
t <sub>CWS</sub>	CS to WR Setup		•	0			0			ns
t <sub>CWH</sub>	CS to WR Hold			0			0			ns
t <sub>DWS</sub>	Data Valid to WR Setup		•	40			60			ns
t <sub>DWH</sub>	Data Valid to WR Hold		•	0			0			ns
t <sub>LDAC</sub>	LDAC Pulse Width			40			60			ns
t <sub>CLR</sub>	CLR Pulse Width			40			60			ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: External reference REFHI = 2.2V.  $V_{CC}$  = 5V (LTC1657). External reference REFHI = 1.3V.  $V_{CC}$  = 3V (LTC1657L).

Note 3: Nonlinearity is defined from code 128 to code 65535 (full scale). See Applications Information.

Note 4: Digital inputs at OV or V<sub>CC</sub>.

Note 5: DAC switched between all 1s and all 0s.  $V_{FS} = 4.096V$ .

Note 6: D0 to D15 toggle between all 0s and all 1s with REFHI = 0V,

 $\overline{\text{CSMSB}} = \overline{\text{CSLSB}} = \overline{\text{WR}} = \overline{\text{LDAC}} = \text{High}$ 

Note 7: Guaranteed by design. Not subject to test.


Note 8: DAC inputs all 1s.

Note 9: X1/X2 tied to GND, the voltage noise will be a factor of 2 greater. **Note 10:** Using 2.048V (1.25V) external reference with  $3nV/\sqrt{Hz}$  noise at 1kHz for LTC1657/(LTC1657L).



# LTC1657/LTC1657L


## **TYPICAL PERFORMANCE CHARACTERISTICS**








## **TYPICAL PERFORMANCE CHARACTERISTICS**





# **TYPICAL PERFORMANCE CHARACTERISTICS**



## PIN FUNCTIONS

WR (Pin 1): Write Input (Active Low). Used with CSMSB and/or  $\overline{CSLSB}$  to control the input registers. While  $\overline{WR}$ and CSMSB and/or CSLSB are held low, data writes into the input register.

**CSLSB** (Pin 2): Chip Select Least Significant Byte (Active Low). Used with WR to control the LSB 8-bit input registers. While WR and CSLSB are held low, the LSB byte writes into the LSB input register. Can be connected to CSMSB for simultaneous loading of both sets of input latches on a 16-bit bus.

**CSMSB** (Pin 3): Chip Select Most Significant Byte (Active Low). Used with WR to control the MSB 8-bit input registers. While  $\overline{WR}$  and  $\overline{CSMSB}$  are held low, the MSB byte writes into the MSB input register. Can be connected to CSLSB for simultaneous loading of both sets of input latches on a 16-bit bus.

D0 to D7 (Pins 4 to 11): Input data for the Least Significant Byte. Written into LSB input register when  $\overline{WR} = 0$  and  $\overline{\text{CSLSB}} = 0.$ 

D8 to D15 (Pins 12 to 19): Input data for the Most Significant Byte. Written into MSB input register when  $\overline{WR} = 0$ and  $\overline{\text{CSMSB}} = 0$ .

**REFLO (Pin 21):** Lower input terminal of the DAC's internal resistor ladder. Typically connected to Analog Ground. An input code of  $(0000)_{H}$  will connect the positive input of the output buffer to this end of the ladder. Can be used to offset the zero scale above ground.

**REFHI (Pin 22):** Upper input terminal of the DAC's internal resistor ladder. Typically connected to REFOUT. An input code of (FFFF)<sub>H</sub> will connect the positive input of the output buffer to 1LSB below this voltage.

**REFOUT (Pin 23):** Output of the internal reference is 2.048V (LTC1657), 1.25V (LTC1657L). Typically connected to REFHI to drive internal DAC resistor ladder.

**V<sub>CC</sub> (Pin 24):** Positive Power Supply Input.  $4.5V \le V_{CC} \le$ 5.5V (LTC1657),  $2.7V \le V_{CC} \le 5.5V$  (LTC1657L). Requires a 0.1µF bypass capacitor to ground.

Volit (Pin 25): Buffered DAC Output.

X1/X2 (Pin 26): Gain Setting Resistor Pin. Connect to GND for G = 2 or to  $V_{OUT}$  for G = 1. This pin should always be tied to a low impedance source, such as ground or  $V_{OUT}$ , to ensure stability of the output buffer when driving capacitive loads.



GND (Pin 20): Ground.



### PIN FUNCTIONS


**CLR** (Pin 27): Clear Input (Asynchronous Active Low). A low on this pin asynchronously resets all input and DAC registers to 0s.

**LDAC** (Pin 28): Load DAC (Asynchronous Active Low). Used to asynchronously transfer the contents of the input registers to the DAC register which updates the output voltage. If held low, the DAC register loads data from the input registers which will immediately update  $V_{OUT}$ .

## DIGITAL INTERFACE TRUTH TABLE

CLR	CSMSB	CSLSB	WR	LDAC	FUNCTION
L	Х	Х	Х	Х	Clears input and DAC registers to zero
Н	Х	Х	Х	L	Loads DAC register with contents of input registers
Н	Х	Х	Х	Н	Freezes contents of DAC register
Н	L	Н	L	Х	Writes MSB byte into MSB input register
Н	Н	L	L	Х	Writes LSB byte into LSB input register
Н	L	L	L	Х	Writes MSB and LSB bytes into MSB and LSB input registers
Н	Х	Х	Н	Х	Inhibits write to MSB and LSB input registers
Н	Н	Х	Х	Х	Inhibits write to MSB input register
Н	Х	Н	Х	Х	Inhibits write to LSB input register
Н	L	L	L	L	Data bus flows directly through input and DAC registers

### TIMING DIAGRAM





### DEFINITIONS

**Resolution (n):** Resolution is defined as the number of digital input bits (n). It defines the number of DAC output states  $(2^n)$  that divide the full-scale range. Resolution does not imply linearity.

Full-Scale Voltage ( $V_{FS}$ ): This is the output of the DAC when all bits are set to 1.

**Voltage Offset Error**  $(V_{OS})$ : Normally, the DAC offset is the voltage at the output when the DAC is loaded with all zeros. The DAC can have a true negative offset, but because the part is operated from a single supply, the output cannot go below zero. If the offset is negative, the output will remain near OV resulting in the transfer curve shown in Figure 1.




Figure 1. Effect of Negative Offset

The offset of the part is measured at the code that corresponds to the maximum offset specification:

 $V_{OS} = V_{OUT} - [(Code)(V_{FS})/(2^n - 1)]$ 

**Least Significant Bit (LSB):** One LSB is the ideal voltage difference between two successive codes.

 $\mathsf{LSB} = \mathsf{G} \bullet \mathsf{V}_\mathsf{REF}/65536$ 

G = 1 for X1/X2 connected to  $V_{OUT}$ 

G = 2 for X1/X2 connected to GND

**Nominal LSBs:** ( $V_{REFOUT}$  tie to  $V_{REFHI}$ , REFLO tie to GND, G = 2)

LTC1657 LSB = 4.096V/65536 = 62.5µV

LTC1657L LSB =  $2.5V/65536 = 38.1\mu V$ 

#### DAC Transfer Characteristic:

$$V_{\text{out}} = G \bullet \left( \frac{\text{REFHI} - \text{REFLO}}{65536} \right) (\text{CODE}) + \text{REFLO}$$

G = 1 for X1/X2 connected to V<sub>OUT</sub>

G = 2 for X1/X2 connected to GND

CODE = Decimal equivalent of digital input $(0 \le CODE \le 65535)$ 

**Zero-Scale Error (ZSE):** The output voltage when the DAC is loaded with all zeros. Since this is a single supply part, this value cannot be less than 0V.

**Integral Nonlinearity (INL):** End-point INL is the maximum deviation from a straight line passing through the end points of the DAC transfer curve. Because the part operates from a single supply and the output cannot go below zero, the linearity is measured between full scale and the code corresponding to the maximum offset specification. The INL error at a given input code is calculated as follows:

 $\label{eq:INL} \begin{array}{l} \text{INL (In LSBs)} = [V_{\text{OUT}} - V_{\text{OS}} - (V_{\text{FS}} - V_{\text{OS}}) \\ (\text{code}/65535)] \end{array}$ 

 $V_{\text{OUT}}$  = The output voltage of the DAC measured at the given input code

**Differential Nonlinearity (DNL):** DNL is the difference between the measured change and the ideal one LSB change between any two adjacent codes. The DNL error between any two codes is calculated as follows:

 $\begin{array}{l} \text{DNL} = (\Delta V_{OUT} - \text{LSB})/\text{LSB} \\ \Delta V_{OUT} = \text{The measured voltage difference between} \\ \text{two adjacent codes} \end{array}$ 

**Digital Feedthrough:** The glitch that appears at the analog output caused by AC coupling from the digital inputs when they change state. The area of the glitch is specified in nV•s.



# OPERATION

#### Parallel Interface

The data on the input of the DAC is written into the DAC's input registers when Chip Select (CSLSB and/or CSMSB) and WR are at a logic low. The data that is written into the input registers will depend on which of the Chip Selects are at a logic low (see Digital Interface Truth Table). If WR and CSLSB are both low and CSMSB is high, then only data on the eight LSBs (D0 to D7) is written into the input registers. Similarly, if WR and CSMSB are both low and CSMSB is high, then only data on the eight MSBs (D8 to D15) is written into the input registers. Data is written into both the Least Significant Data Bits (D0 to D7) and the Most Significant Bits (D8 to D15) at the same time if WR, CSLSB and CSMSB are high, then no data is written into the input registers.

Once data is written into the input registers, it can be written into the DAC register. This will update the analog voltage output of the DAC. The DAC register is written by a logic low on  $\overline{\text{LDAC}}$ . The data in the DAC register will be held when  $\overline{\text{LDAC}}$  is high.

When  $\overline{WR}$ ,  $\overline{CSLSB}$ ,  $\overline{CSMSB}$  and  $\overline{LDAC}$  are all low, the registers are transparent and data on pins D0 to D15 flows directly into the DAC register.

For an 8-bit data bus connection, tie the MSB byte data pins to their corresponding LSB byte pins (D15 to D7, D14 to D6, etc).

### Power-On Reset

The LTC1657/LTC1657L have an internal power-on reset that resets all internal registers to 0's on power-up and  $V_{OUT}$  pin forces to GND (equivalent to the CLR pin function).

#### Reference

The LTC1657/LTC1657L include an internal 2.048V/1.25V reference, giving the LTC1657/LTC1657L a full-scale range of 4.096V/2.5V in the gain-of-2 configuration. The onboard reference in the LTC1657/LTC1657L is not internally connected to the DAC's reference resistor string but is provided on an adjacent pin for flexibility. Because the internal reference is not internally connected to the DAC resistor ladder, an external reference can be used or

the resistor ladder can be driven by an external source in multiplying applications. The external reference or source must be capable of driving the 16k (minimum) DAC ladder resistance.

Internal reference output noise can be reduced with a bypass capacitor to ground. (Note: The reference does not require a bypass capacitor to ground for nominal operation.) When bypassing the reference, a small value resistor in series with the capacitor is recommended to help reduce peaking on the output. A  $10\Omega$  resistor in series with a  $4.7\mu$ F capacitor is optimum for reducing reference generated noise. Internal reference output voltage noise spectral density at 1kHz is typically 150nV/ $\sqrt{Hz}$  (LTC1657L).

#### DAC Resistor Ladder

The high and low end of the DAC ladder resistor string (REFHI and REFLO, respectively) are not connected internally on this part. Typically, REFHI will be connected to REFOUT and REFLO will be connected to GND. X1/X2 connected to GND will give the LTC1657/LTC1657L a full-scale output swing of 4.096V/2.5V.

Either of these pins can be driven up to  $V_{CC} - 1.5V$  when using the buffer in the gain-of-1 configuration. The resistor string pins can be driven to  $V_{CC}/2$  when the buffer is in the gain of 2 configuration. The resistance between these two pins is typically 25k (16k min) (LTC1657), 23k (16k min) (LTC1657L).

### Voltage Output

The output buffer for the LTC1657/LTC1657L can be configured for two different gain settings. By tying the X1/X2 pin to GND, the gain is set to 2. By tying the X1/X2 pin to  $V_{OUT}$ , the gain is set to unity.

The LTC1657/LTC1657L rail-to-rail buffered output can source or sink 5mA within 500mV of the positive supply voltage or ground at room temperature. The output stage is equipped with a deglitcher that results in a midscale glitch impulse of 8nV•s. The output swings to within a few millivolts of either supply rail when unloaded and has an equivalent output resistance of  $40\Omega$  (LTC1657),  $120\Omega$ (LTC1657L) when driving a load to the rails.



# LTC1657/LTC1657L

# **APPLICATION INFORMATION**

### Rail-to-Rail Output Considerations

In any rail-to-rail DAC, the output swing is limited to voltages within the supply range.

If the DAC offset is negative, the output for the lowest codes limits at OV as shown in Figure 1b.

Similarly, limiting can occur near full scale when the REF pin is tied to  $V_{CC}/2$ . If  $V_{REF} = V_{CC}/2$  and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at  $V_{CC}$  as shown in Figure 1c. No full-scale limiting can occur if  $V_{REF}$  is less than ( $V_{CC} - FSE$ )/2.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.




Figure 2. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Input Codes Near Full Scale When V<sub>REF</sub> = V<sub>CC</sub>/2






## **APPLICATIONS INFORMATION**

This circuit shows how to make a bipolar output 16-bit DAC with a wide output swing using an LTC1657 and an LT1077. R1 and R2 resistively divide down the LTC1657 output and an offset is summed in using the LTC1657 onboard 2.048V reference and R3 and R4. R5 ensures

that the onboard reference is always sourcing current and never has to sink any current even when  $V_{OUT}$  is at full scale. The LT1077 output will have a wide bipolar output swing of -4.096V to 4.096V as shown in the figure below. With this output swing, 1LSB =  $125\mu$ V.








# TYPICAL APPLICATIONS

This circuit shows a digitally programmable current source from an external voltage source using an external op amp, an LT1218 and an NPN transistor (2N3440). Any digital word from 0 to 65535 is loaded into the LTC1657 and its output correspondingly swings from 0V to 4.096V. This voltage will be forced across the resistor  $R_A$ . If  $R_A$ 

is chosen to be 412 $\Omega$ , the output current will range from OmA at zero scale to 10mA at full scale. The minimum voltage for V<sub>S</sub> is determined by the load resistor R<sub>L</sub> and Q1's V<sub>CESAT</sub> voltage. With a load resistor of 50 $\Omega$ , the voltage source can be 5V.




#### Digitally Programmable Current Source





### PACKAGE DESCRIPTION


Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.





### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.





### **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	07/15	Obsoleted 28-Lead PDIP Package	2, 16




# TYPICAL APPLICATION

This circuit shows how to measure negative offset. Since LTC1657/LTC1657L operate on a single supply, if their offset is negative, the output for code 0 limits at 0V. To

measure this negative offset, a negative supply is needed, connect resistor R1 as shown in the figure. The output voltage is the offset when code 0 is loaded in.


#### Negative Offset Measurement



Although LTC1657 output is up to 4.096V with its internal reference, higher voltages can be achieved with the help of another op amp. The following circuit shows how to

increase the output swing of LTC1657 by using an LT1218. As shown in the configuration, the output of LTC1657 is amplified by 8 for an output swing of 0V to 32.768V, or a convenient 0.5mV/LSB.





## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1446(L)	Dual 12-Bit V <sub>OUT</sub> DACs in SO-8 Package	V <sub>CC</sub> = 5V (3V), V <sub>OUT</sub> = 0V to 4.095V (0V to 2.5V)
LTC1450(L)	Single 12-Bit V <sub>OUT</sub> DACs with Parallel Interface	V <sub>CC</sub> = 5V (3V), V <sub>OUT</sub> = 0V to 4.095V (0V to 2.5V)
LTC1458(L)	Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality	V <sub>CC</sub> = 5V (3V), V <sub>OUT</sub> = 0V to 4.095V (0V to 2.5V)
LTC1650	Single 16-Bit V <sub>OUT</sub> Industrial DAC in 16-Pin SO	$V_{CC} = \pm 5V$ , Low Power, Deglitched, 4-Quadrant Multiplying $V_{OUT}$
LTC1654	Dual 14-Bit V <sub>OUT</sub> DAC	Programmable Speed/Power, SO-8 Footprint
LTC1655(L)	Single 16-Bit V <sub>OUT</sub> DAC with Serial Interface in SO-8	$V_{CC}$ = 5V (3V), Low Power, Deglitched, $V_{OUT}$ = 0V to 4.096V (0V to 2.5V)
LTC1658	Single 14-Bit V <sub>OUT</sub> DAC in MSOP Package	2.7V to 5.5V Operation, Low Power

