SPOC - BTS5562E

SPI Power Controller

Automotive Power





Table of Contents

Table of Contents

1	Overview	. 3
2 2.1	Block Diagram	
3 3.1 3.2	Pin Configuration Pin Assignment SPOC - BTS5562E Pin Definitions and Functions	. 7
4 4.1 4.2	Electrical Characteristics	. 9
5 5.1 5.2 5.3 5.4	Power Supply Power Supply Modes Reset Electrical Characteristics Command Description	11 12 13
6 6.1 6.2 6.3 6.4 6.5	Power Stages Output ON-State Resistance Input Circuit Power Stage Output Electrical Characteristics Command Description	15 15 16 18
7 7.1 7.2 7.3 7.4 7.5 7.6 7.7	$ \begin{array}{c} \textbf{Protection Functions} \\ \textbf{Over Load Protection} \\ \textbf{Over Temperature Protection} \\ \textbf{Reverse Polarity Protection} \\ \textbf{Over Voltage Protection} \\ \textbf{Loss of Ground} \\ \textbf{Loss of } V_{\text{BB}} \\ \textbf{Electrical Characteristics} \\ \textbf{Command Description} \\ \end{array} $	21 22 24 24 24 25
8 8.1 8.2 8.3 8.4 8.5	Diagnosis Diagnosis Word at SPI Load Current Sense Diagnosis Switch Bypass Diagnosis Electrical Characteristics Command Description	28 29 31 32
9 9.1 9.2 9.3 9.4 9.5 9.6	Serial Peripheral Interface (SPI) SPI Signal Description Daisy Chain Capability Timing Diagrams Electrical Characteristics SPI Protocol Register Overview	36 37 38 38 40
10	Application Description	
11	Package Outlines SPOC - BTS5562E	43
12	Revision History	44



SPI Power Controller

SPOC - BTS5562E

for Advanced Light Control






1 Overview

Features

- 8 bit serial peripheral interface (daisy chain capable SPI) for control and diagnosis
- CMOS compatible parallel input pins for each channel provide direct PWM operation
- Selectable AND- / OR-combination for parallel inputs (PWM control)
- Very low stand-by current
- Enhanced electromagnetic compatibility (EMC)
- Stable behavior at under voltage
- Device ground independent from load ground
- · Green Product (RoHS-Compliant)
- AEC Qualified



PG-DSO-36-36

Description

The SPOC - BTS5562E is a five channel high-side smart power switch in PG-DSO-36-36 package providing embedded protective functions. It is specially designed to control standard exterior lighting in automotive applications.

It is designed to drive lamps up to 3*27W + 2*10W.

Product Summary

Operating Voltage Power Switch		V_{BB}	5.5 28 V
Logic Supply Voltage		V_{DD}	3.8 5.5 V
Over Voltage Protection		$V_{BB(AZ,min)}$	40 V
Maximum Stand-By Current at 25 °C		$I_{BB(OFF)}$	3 μΑ
On-State Resistance at T_i = 150 °C		$R_{\mathrm{DS}(\mathrm{ON},\mathrm{max})}$	
ŕ	channel 0, 1, 2	, ,	100 mΩ
	channel 3, 4		260 mΩ
SPI Access Frequency		$f_{\sf SCLK(max)}$	2 MHz

Туре	Package	Marking
SPOC - BTS5562E	PG-DSO-36-36	BTS5562E

Data Sheet 3 Rev. 1.0, 2008-05-15



Overview

Configuration and status diagnosis are done via SPI. An 8 bit serial peripheral interface (SPI) is used. The SPI can be used in daisy chain configuration.

The device provides a current sense signal per channel that is multiplexed to the diagnosis pin IS. It can be enabled and disabled via SPI commands. An over load and over temperature flag is provided in the SPI diagnosis word. A multiplexed switch bypass monitor provides short-circuit to $V_{\rm BB}$ diagnosis.

The SPOC - BTS5562E provides a fail-safe feature via a limp home input pin.

The power transistors are built by N-channel vertical power MOSFETs with charge pumps. The device is monolithically integrated in SMART technology.

Protective Functions

- · Reverse battery protection with external components
- Short circuit protection
- · Overload protection
- Multi step current limitation
- Thermal shutdown with latch and dynamic temperature sensor
- Overvoltage protection
- Loss of ground protection
- · Electrostatic discharge protection (ESD)

Diagnostic Functions

- Multiplexed proportional load current sense signal (IS)
- Enable function for current sense signal configurable via SPI
- High accuracy of current sense signal at wide load current range
- · Feedback on over temperature and over load via SPI
- Multiplexed switch bypass monitor provides short circuit to V_{BB} detection

Application Specific Functions

· Fail-safe activation via LHI pin and control via input pins

Applications

- · High-side power switch for 12 V grounded loads in automotive applications
- Especially designed for standard exterior lighting like tail light, brake light, parking light, license plate light, indicators
- · Replaces electromechanical relays, fuses and discrete circuits

Data Sheet 4 Rev. 1.0, 2008-05-15



Block Diagram

2 Block Diagram




Figure 1 Block Diagram SPOC - BTS5562E



Block Diagram

2.1 Terms

The following figure shows all terms used in this data sheet.




Figure 2 Terms

In all tables of electrical characteristics is valid: Channel related symbols without channel number are valid for each channel separately (e.g. $V_{\rm DS}$ specification is valid for $V_{\rm DS0}$... $V_{\rm DS4}$).

All SPI register bits are marked as follows: ADDR.PARAMETER (e.g. HWCR.CTL). In SPI register description, the values in bold letters (e.g. 0) are default values.



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment SPOC - BTS5562E




Figure 3 Pin Configuration PG-DSO-36-36



Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	I/O	Function
Power Supply Pins			
19, 36, 37 ¹⁾	VBB	_	Positive power supply for high-side power switch
2	VDD	_	Logic supply (5 V)
1	GND	_	Ground connection
Parallel Input Pins (in	ntegrated pul	l-down	, leave unused input pins unconnected)
7	IN0	I	Input signal of channel 0
8	IN1	I	Input signal of channel 1
9	IN2	I	Input signal of channel 2
10	IN3	I	Input signal of channel 3
11	IN4	I	Input signal of channel 4
Power Output Pins		1	
32, 33, 34 ²⁾	OUT0	0	Protected high-side power output of channel 0
29, 30, 31 ²⁾	OUT1	0	Protected high-side power output of channel 1
22, 23, 24 ²⁾	OUT2	0	Protected high-side power output of channel 2
27,28 ²⁾	OUT3	0	Protected high-side power output of channel 3
25,26 ²⁾	OUT4	0	Protected high-side power output of channel 4
SPI & Diagnosis Pins	3	'	
6	CS	I	Chip select of SPI interface (low active), Integrated pull up
5	SCLK	I	Serial clock of SPI interface
4	SI	I	Serial input of SPI interface
3	SO	0	Serial output of SPI interface
14	IS	0	Diagnosis output signal
Limp Home Pin (inte	grated pull-de	own, le	eave unused limp home pin unconnected)
13	LHI	I	Limp home activation signal; Active high
Not connected Pin		1	
12, 15, 20, 21, 35	n.c.	_	not connected, internally not bonded
16, 17, 18	n.c.*	_	not connected, internally not bonded, shorted together

¹⁾ The exposed pad (pin 37) has to be connected to the power supply with a low impedance connection. The exposed pad must be connected with a low thermal resistance.

²⁾ All outputs pins of each channel have to be connected.



Electrical Characteristics

4 Electrical Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings 1)

 $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground (unless otherwise specified)

Pos.	Parameter	Symbol	Limit	Values	Unit	Conditions
			min.	max.		
Suppl	y Voltage	*	*		"	
4.1.1	Power supply voltage	V_{BB}	-0.3	28	V	_
4.1.2	Logic supply voltage	V_{DD}	-0.3	5.5	V	_
4.1.3	Reverse polarity voltage according Figure 21	$-V_{\mathrm{bat(rev)}}$	_	16	V	$T_{\rm j(Start)}$ = 25 °C $t \le$ 2 min. ²⁾
4.1.4	Supply voltage for full short circuit protection (single pulse) $(T_{j(0)} = -40 ^{\circ}\text{C} \dots 150 ^{\circ}\text{C})$	$V_{BB(SC)}$	0	20	V	$R_{\rm ECU}$ = 20m Ω $R_{\rm Cable}$ = 16m Ω /m $L_{\rm Cable}$ = 1 μ H/m l = 0 or 5m $^{3)}$
4.1.5	Voltage at power transistor	V_{DS}	_	40	٧	_
4.1.6	Supply voltage for load dump protection	$V_{\mathrm{BB(LD)}}$	_	40	V	$R_1 = 2 \Omega^{4)}$ t = 400 ms
4.1.7	Current through ground pin	I_{GND}	-100	25	mA	<i>t</i> ≤ 2 min.
4.1.8	Current through V_{DD} pin	I_{DD}	-25	12	mA	<i>t</i> ≤ 2 min.
Power	r Stages					
4.1.9	Load current	I_{L}	$-I_{L(LIM)}$	$I_{L(LIM)}$	Α	5)
Diagn	osis Pin			·		
4.1.10	Current through sense pin IS	I_{IS}	-10	10	mA	<i>t</i> ≤ 2 min.
Input	Pins					
4.1.11	Voltage at input pins	V_{IN}	-0.3	8.0	V	_
4.1.12	Current through input pins	I_{IN}	-0.75 -2.0	0.75 2.0	mA	
SPI Pi	ns					
4.1.13	Voltage at chip select pin	V_{CS}	-0.3	5.7	V	_
4.1.14	Current through chip select pin	I_{CS}	-0.75 -2.0	0.75 2.0	mA	
4.1.15	Voltage at serial input pin	V_{SI}	-0.3	5.7	V	_
4.1.16	Current through serial input pin	I_{SI}	-0.75 -2.0	0.75 2.0	mA	t ≤ 2 min.
4.1.17	Voltage at serial clock pin	V_{SCLK}	-0.3	5.7	V	_
4.1.18	Current through serial clock pin	I_{SCLK}	-0.75 -2.0	0.75 2.0	mA	t ≤ 2 min.
4.1.19	Current through serial output pin SO	I_{SO}	-0.75 -2.0	0.75 2.0	mA	- t ≤ 2 min.
Limp	Home Pin				ı.	1
4.1.20	Voltage at limp home input pin	V_{LHI}	-0.3	8.0	V	



Electrical Characteristics

Absolute Maximum Ratings (cont'd)¹⁾

 $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground (unless otherwise specified)

Pos.	Parameter	Symbol	Limi	it Values	Unit	Conditions	
			min.	max.			
4.1.21	Current through limp home input pin	I_{LHI}	-0.75	0.75	mA	_	
			-2.0	2.0		<i>t</i> ≤ 2 min.	
Tempe	eratures				•		
4.1.22	Junction temperature	$T_{\rm j}$	-40	150	°C	_	
4.1.23	Dynamic temperature increase while switching	$\Delta T_{\rm j}$	_	60	K	_	
4.1.24	Storage temperature	$T_{\rm stg}$	-55	150	°C	_	
ESD S	usceptibility		-	<u>'</u>	•		
4.1.25	ESD resistivity	V_{ESD}			kV	HBM ⁶⁾	
	OUT pins vs. VBE		-4	4		_	
	other pins incl. OUT vs. GND)	-2	2		_	

- 1) Not subject to production test, specified by design.
- 2) Device mounted on a FR4 2s2p board according to Jedec JESD51-2,-5,-7 at natural convection; The product (chip+package) was simulated on a 76.4 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70μm Cu, 2 x 35μm Cu). Where applicable, a thermal via array under the package contacted the first inner copper layer.
- 3) In accordance to AEC Q100-012 and AEC Q101-006.
- 4) R_1 is the internal resistance of the load dump pulse generator.
- 5) Current limitation is a protection feature. Operation in current limitation is considered as "outside" normal operating range. Protection features are not designed for continuous repetitive operation.
- 6) ESD resistivity, HBM according to EIA/JESD 22-A 114B (1.5k Ω , 100pF).

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

4.2 Thermal Resistance

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
4.2.1	Junction to Case 1)	R_{thJC}	_	_	2	K/W	_
4.2.2	Junction to Ambient 1)	R_{thJA}	_	22	_	K/W	2)

¹⁾ Not subject to production test, specified by design.

²⁾ Device mounted on a FR4 2s2p board according to Jedec JESD51-2,-5,-7 at natural convection; The product (chip+package) was simulated on a 76.4 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μm Cu, 2 x 35 μm Cu). Where applicable, a thermal via array under the package contacted the first inner copper layer.



5 Power Supply

The SPOC - BTS5562E is supplied by two supply voltages $V_{\rm BB}$ and $V_{\rm DD}$. The $V_{\rm BB}$ supply line is used by the power switches. The $V_{\rm DD}$ supply line is used by the SPI related circuitry and for driving the SO line. A capacitor between pins VDD and GND is recommended as shown in **Figure 21**.

There is a power-on reset function implemented for the $V_{\rm DD}$ logic power supply. After start-up of the logic power supply, all SPI registers are reset to their default values. The SPI interface including daisy chain function is active as soon as $V_{\rm DD}$ is provided in the specified range independent of $V_{\rm BB}$. The first SPI transmission after a reset contains at pin SO the read information from register OUT, the transmission error bit <code>TER</code> is set.

5.1 Power Supply Modes

The following table shows all possible power supply modes for $V_{\rm BB}, V_{\rm DD}$ and the pin LHI.

Power Supply Modes	Off	Off	SPI on	Reset	Off	Limp Home mode without SPI	Normal operation	Limp Home mode with SPI 1)
$\overline{V_{BB}}$	0 V	0 V	0 V	0 V	13.5 V	13.5 V	13.5 V	13.5 V
$\overline{V_{DD}}$	0 V	0 V	5 V	5 V	0 V	0 V	5 V	5 V
LHI	0 V	5 V	0 V	5 V	0 V	5 V	0 V	5 V
PROFET operating	_	_	_	_	_	1	✓	1
Limp home	_	_	_	_	_	1	_	1
SPI (logic)	_	_	1	reset	reset	reset	✓	reset
Stand-by current	_	_	_	_	1	_	√ ²⁾	_
Idle current	_	_	_	_	_	_	√ ³⁾	_
Diagnosis	_	_	_	_	-	_	✓	√ ⁴⁾

- 1) SPI read only.
- 2) When DCR.MUX = 111_b .
- 3) When all channels are in OFF-state and DCR.MUX!= 111b.
- 4) Current sense disabled in limp home mode.

Stand-by mode is entered as soon as the current sense multiplexer (DCR.MUX) is in default (stand-by) position $^{1)}$. Additionally, all thermal latches are cleared automatically. As soon as stand-by mode is entered, register HWCR.STB is set. To wake-up the device, the current sense multiplexer (DCR.MUX) is programmed different to default (stand-by) position.

Idle mode parameters are valid, when all channels are switched off, but the current sense multiplexer is not in default position, and $V_{\rm DD}$ supply is available.

Limp home (LHI = high) will wake-up the device and is working without $V_{\rm DD}$ supply. As a result, all channels can be activated via the dedicated input pins.

Data Sheet 11 Rev. 1.0, 2008-05-15

¹⁾ Not affected by the inputs state



5.2 Reset

There are several reset triggers implemented in the device. They reset the SPI registers and errors flags to their default values. The power stages are not affected by the reset signals.

The first SPI transmission after any kind of reset contains at pin SO the read information from register OUT, the transmission error bit TER is set.

Power-On Reset

The power-on reset is released, when $V_{\rm DD}$ voltage level is higher than $V_{\rm DD(min)}$. The SPI interface can be accessed after wake up time $t_{\rm WLI(PO)}$.

Reset Command

There is a reset command available to reset all register bits of the register bank and the diagnosis registers. As soon as HWCR.RST = 1, a reset is triggered equivalent to power-on reset. The SPI interface can be accessed after transfer delay time $t_{CS(td)}$.

Limp Home Mode

In Limp Home mode, the SPI write-registers are reset. Output OUTx will follow the input INx configuration only. For application example see **Figure 21**. The SPI interface is operating normally, so the limp home register bit LHI as well as the error flags can be read, but any write command will be ignored. To activate the Limp Home mode, LHI input pin voltage must be higher than $V_{\rm LHI(H)}$.

Data Sheet 12 Rev. 1.0, 2008-05-15



5.3 Electrical Characteristics

Electrical Characteristics Power Supply

Unless otherwise specified: $V_{\rm BB}$ = 9 V to 16 V, $V_{\rm DD}$ = 3.8 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C

typical values: $V_{\rm BB}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Li	mit Va	ues	Unit	Test Conditions	
		min. ty		typ.	max.			
5.3.1	Operating voltage power switch	V_{BB}	5.5	_	28 ¹⁾	V	_	
5.3.2	Stand-by current for whole device with loads	$I_{BB(STB)}$				μА	$V_{\rm DD}$ = 0 V $V_{\rm LHI}$ = 0 V	
			_	0.5	3		<i>T</i> _i = 25 °C	
			_	_	3		$T_{\rm j} \leq$ 85 °C ¹⁾	
			_	_	58		<i>T</i> _j = 150 °C	
5.3.3	Idle current for whole device with loads, all channels off.	$I_{\mathrm{BB(idle)}}$	_	3	8	mA	$V_{\rm DD} = 5 \ V^{2)}$ DCR.MUX = 110 _B	
5.3.4	Logic supply voltage	V_{DD}	3.8	_	5.5	V	_	
5.3.5	Logic supply current	I_{DD}	_	55	120	μА	$V_{\rm CS}$ = 0 V $f_{\rm SCLK}$ = 0 Hz	
5.3.6	Logic idle current	$I_{\mathrm{DD(idle)}}$	_	20	50	μΑ	$V_{\rm CS} = V_{\rm DD}$ $f_{\rm SCLK} = 0 \; {\rm Hz}$ Chip in Standby	
5.3.7	Operating current for whole device	I_{GND}	_	12	25	mA	$f_{\rm SCLK}$ = 0 Hz	
LHI Ir	put Characteristics							
5.3.8	L-input level at pin LHI	$V_{\mathrm{LHI(L)}}$	-0.3	_	1.0	V	_	
5.3.9	H-input level at pin LHI	$V_{\mathrm{LHI(H)}}$	2.6	_	5.5	V	_	
5.3.10	L-input current through pin LHI	$I_{LHI(L)}$	3	_	85	μΑ	V _{LHI} = 0.4 V	
5.3.11	H-input current through pin LHI	$I_{LHI(H)}$	7	30	85	μΑ	V _{LHI} = 5 V	
Reset	:							
5.3.12	Power-On wake up time	t _{WU(PO)}			500	μS	1)	
	+	+					+	

¹⁾ Not subject to production test, specified by design.

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected from manufacturing at $V_{\rm BB}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V and $T_{\rm j}$ = 25 °C.

²⁾ In case of OUT.5 = 1_b increased current consumption.



5.4 Command Description

HWCR

Hardware Configuration Register

$W/\overline{R}^{1)}$	RB ¹⁾	ADI	OR ¹⁾	3	2	1	0
read	1	1	0	0	x	STB	CTL
write	1	1	0	0	0	RST	CTL

1) W/R Write/Read, RB Register Bank, ADDR Address

Field	Bits	Type	Description
RST	1	w	Reset Command
			Normal operation
			1 Execute reset command
STB	1	r	Stand-by
			0 Device is awake
			1 Device is in stand-by mode



6 Power Stages

The high-side power stages are built by N-channel vertical power MOSFETs (DMOS) with charge pumps. There are five channels implemented in the device. Each channel can be switched on via an input pin or via SPI register OUT.

6.1 Output ON-State Resistance

The on-state resistance $R_{\rm DS(ON)}$ depends on the supply voltage $V_{\rm BB}$ as well as on the junction temperature $T_{\rm j}$. Figure 4 shows those dependencies. The behavior in reverse polarity mode is described in Section 11.




Figure 4 Typical On-State Resistance

6.2 Input Circuit

There are two ways of using the input pins in combination with the OUT register by programming the HWCR.PWM parameter.

- PCR.PWM = 0: A channel is switched on either by the according OUT register bit or the input pin.
- PCR.PWM = 1: A channel is switched on by the according OUT register bit only, when the input pin is high. In
 this configuration, a PWM signal can be given to the input pin and the channel is activated by the SPI register
 OUT.

Figure 5 shows the complete input switch matrix.






Figure 5 Input Switch Matrix

The current sink to ground ensures that the input signal is low in case of an open input pin. The zener diode protects the input circuit against ESD pulses.

6.3 Power Stage Output

The power stages are built to be used in high side configuration (Figure 6).




Figure 6 Power Stage Output



The power DMOS switches with a dedicated slope, which is optimized in terms of EMC emission.




Figure 7 Switching a Load (resistive)

When switching off inductive loads with high-side switches, the voltage $V_{\rm OUT}$ drops below ground potential, because the inductance intends to continue driving the current. To prevent avalanche of the device, there is a voltage clamp mechanism implemented which limits that negative output voltage to a certain level ($V_{\rm DS(CL)}$). See Figure 6 for details. The maximum allowed load inductance is limited.



6.4 Electrical Characteristics

Electrical Characteristics Power Stages

Unless otherwise specified: $V_{\rm BB}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C

typical values: $V_{\rm BB}$ = 13.5 V, $T_{\rm i}$ = 25 °C

Pos.	Parameter	Symbol	Lin	nit Va	lues	Unit	Test Conditions	
			min.	typ.	max.			
Outpu	ut Characteristics	1						
6.4.1	On-State resistance	$R_{DS(ON)}$				$m\Omega$		
	channel 0, 1, 2	,	_	50	_		¹⁾ $T_{\rm j}$ = 25 °C / $I_{\rm L}$ = 2.6 A	
			-	85	100		$T_{\rm j} = 150 ^{\circ}{\rm C} / I_{\rm L} = 2.6 {\rm A}$	
	channel 3, 4		_	110	_		$^{1)} T_{\rm j} = 25 ^{\circ}{\rm C} / I_{\rm L} = 1.3 P_{\rm c}$	
			_	200	260		$T_{\rm j}$ = 150 °C / $I_{\rm L}$ = 1.3 A	
6.4.2	Output voltage drop limitation at small load currents	$V_{DS(NL)}$				mV		
	channel 0, 1, 2		-	25	_		$I_{\rm L}$ = 35 mA	
	channel 3, 4		_	25	_		$I_{\rm L}$ = 35 mA	
6.4.3	Output clamp	$V_{\mathrm{DS(CL)}}$	40	47	54	V	$I_{\rm L}$ = 20 mA ²⁾	
6.4.4	Output leakage current per channel	$I_{L(OFF)}$				μΑ	V_{IN} = 0 V or floating OUT.OUTn = 0	
	channel 0, 1, 2		_	0.1	10		stand-by	
			_	_	40		idle	
	channel 3, 4		_	0.1	8		stand-by	
			-	_	40		idle	
6.4.5	Inverse current capability per channel	$-I_{L(IC)}$				Α	3)	
	channel 0, 1, 2		-	2.5	_		_	
	channel 3, 4		_	1.0	_		_	
Input	Characteristics				1			
6.4.6	L-input level	$V_{IN(L)}$	-0.3	_	1.0	V	_	
6.4.7	H-input level	$V_{IN(H)}$	2.6	_	5.5	V	_	
6.4.8	L-input current	$I_{IN(L)}$	3	25	75	μΑ	V _{IN} = 0.4 V	
6.4.9	H-input current	$I_{IN(H)}$	10	40	75	μΑ	V _{IN} = 5 V	



Electrical Characteristics Power Stages (cont'd)

Unless otherwise specified: $V_{\rm BB}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C typical values: $V_{\rm BB}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions	
			min.	typ.	max.			
Timin	gs	•	•	•	•			
6.4.10	Turn-ON delay to 10% $V_{\rm BB}$ (Logical propagation delay from input INx to output OUTx)	t _{delay(ON)}				μs	$V_{\rm BB}$ = 13.5 V ¹⁾	
	channel 0, 1, 2		_	35	_		$R_1 = 6.8 \Omega$	
	channel 3, 4		_	20	_		$R_{\rm l} = 18 \Omega$	
6.4.11	Turn-OFF delay to 90% $V_{\rm BB}$ (Logical propagation delay from input INx to output OUTx)	$t_{ m delay(OFF)}$				μS	$V_{\rm BB}$ = 13.5 V ¹⁾	
	channel 0, 1, 2		_	50	_		$R_{\rm L}$ = 6.8 Ω	
	channel 3, 4		_	30	_		$R_{\rm L}$ = 18 Ω	
6.4.12	Turn-ON time to $90\% V_{\rm BB}$	t_{ON}				μS	V _{BB} = 13.5 V	
	channel 0, 1, 2		_	_	250		$R_{\rm L}$ = 6.8 Ω	
	channel 3, 4		_	_	150		$R_{\rm L}$ = 18 Ω	
6.4.13	Turn-OFF time to 10% $V_{\rm BB}$	t _{OFF}				μS	V _{BB} = 13.5 V	
	channel 0, 1, 2		_	_	290		$R_{\rm L}$ = 6.8 Ω	
	channel 3, 4		_	_	150		$R_{\rm L}$ = 18 Ω	
6.4.14	Turn-ON slew rate 30% to 70% $V_{\rm BB}$	dV/dt_{ON}				V/μs	V _{BB} = 13.5 V	
	channel 0, 1, 2		0.1	0.2	0.5		$R_{\rm L}$ = 6.8 Ω	
	channel 3, 4		0.1	0.45	0.9		$R_{\rm L}$ = 18 Ω	
6.4.15		-dV/				V/μs	V _{BB} = 13.5 V	
	70% to 30% $V_{\rm BB}$	dt_{OFF}						
	channel 0, 1, 2		0.1	0.2	0.5		$R_{\rm L}$ = 6.8 Ω	
	channel 3, 4		0.1	0.5	0.9		$R_{\rm L}$ = 18 Ω	

¹⁾ Not subject to production test, specified by design.

²⁾ The voltage increase until the current is reached.

³⁾ Not subject to production test, specified by design. In case of inverse current ($V_{\text{OUT}} > V_{\text{BB}}$), the error flag ERR in the standard diagnosis of the affected channel is cleared. The inverse current capability in ON-state and OFF-state is defined for T_i < $T_{j(SC)}$ and channel remains in same state (ON-state or OFF-state). Other channels can be affected (e.g. OUT latch due to junction temperature increase).



6.5 Command Description

OUT

Output Configuration Registers

W/\overline{R}	RB	5	4	3	2	1	0
read	0	x	OUT4	OUT3	OUT2	OUT1	OUT0
write	0	0	OUT4	OUT3	OUT2	OUT1	ОПТО

Field	Bits	Туре	Description
OUTn	n	rw	Set Output Mode for Channel n
n = 4 to 0			Channel n is switched off
			1 Channel n is switched on

Note: In case of ${\tt OUT.5}~=~1_{\tt b}$ the device current consumption is increased.

PCR PWM Register

W/\overline{R}	RB	ADDR		3	2	1	0
read / write	1	0	1	PWM	x	x	x

Field	Bits	Туре	Description					
PWM	3	rw	PWM Configuration					
			 Input signal OR-combined with according OUT register bit Input signal AND-combined with according OUT register bit 					



7 Protection Functions

The device provides embedded protective functions, which are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as "outside" normal operating range. Protective functions are neither designed for continuous nor for repetitive operation.

7.1 Over Load Protection

The load current $I_{\rm L}$ is limited by the device itself in case of over load or short circuit to ground. There are multiple steps of current limitation which are selected automatically depending on the voltage $V_{\rm DS}$ across the power DMOS. Please note that the voltage at the OUT pin is $V_{\rm BB}$ - $V_{\rm DS}$. Please refer to following figures for details.




Figure 8 Current Limitation Channels 0, 1, 2 (minimum values)




Figure 9 Current Limitation Channels 3, 4 (minimum values)

Current limitation to the value $I_{L(LIM)}$ is realized by increasing the resistance of the output channel, which leads to rapid temperature rise inside.



7.2 Over Temperature Protection

Each channel has its own temperature sensor. If the temperature at the channel exceeds the thermal shutdown temperature $T_{\rm j(SC)}$, the channel will switch off and latch to prevent destruction (also in case of $V_{\rm DD}$ = 0V). In order to reactivate the channel, the temperature at the output must drop by at least the thermal hysteresis $\Delta T_{\rm j}$ and the over temperature latch must be cleared by SPI command HWCR.CTL = 1. All over temperature latches are cleared by SPI command HWCR.CTL = 1.




Figure 10 Shut Down by Over Temperature

Additionally, all channels have their own dynamic temperature sensors. The dynamic temperature sensor improves short circuit robustness by limiting sudden increases in the junction temperature. The dynamic temperature sensor turns off the channel if its sudden temperature increase exceeds the dynamic temperature sensor threshold $\Delta T_{\text{i(SW)}}$. Please refer to the following figure for details.






Figure 11 Dynamic Temperature Sensor Operations

The ERR-flag will be set during dynamic temperature sensor shut down. It can be reset by reading the ERR-flag. If the channel is still in dynamic temperature sensor shut down, the ERR-flag will be set again.

7.3 Reverse Polarity Protection

In reverse polarity mode, power dissipation is caused by the intrinsic body diode of each DMOS channel as well as each ESD diode of the logic pins. The reverse current through the channels has to be limited by the connected loads. The current through the ground pin, sense pin IS, the logic power supply pin $V_{\rm DD}$, the SPI pins and the limp home input pin has to be limited as well (please refer to the maximum ratings listed on **Page 9**).

Note: No protection mechanism like temperature protection or current limitation is active during reverse polarity.



7.4 Over Voltage Protection

In addition to the output clamp for inductive loads as described in **Section 6.3**, there is a clamp mechanism available for over voltage protection. The current through the ground connection has to be limited during over voltage. Please note that in case of over voltage the pin GND might have a high voltage offset to the module ground.

7.5 Loss of Ground

In case of complete loss of the device ground connections, but connected load ground, the SPOC - BTS5562E securely changes to or stays in off-state.

7.6 Loss of V_{BB}

In case of loss of $V_{\rm BB}$ connection in on-state, all inductances of the loads have to be demagnetized through the ground connection or through an additional path from $V_{\rm BB}$ to ground. When a diode is used in the ground path for reverse polarity reason, the ground connection is not available for demagnetization. Then for example, a resistor can be placed in parallel to the diode or a suppressor diode can be used between $V_{\rm BB}$ and GND.

Data Sheet 24 Rev. 1.0, 2008-05-15



7.7 **Electrical Characteristics**

Electrical Characteristics Protection Functions

Unless otherwise specified: $V_{\rm BB}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C typical values: $V_{\rm BB}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions	
			min.	typ.	max.			
Over	Load Protection	ll .	1	"		11	1	
7.7.1	Load current limitation	$I_{L(LIM)}$				Α	$V_{\rm DS}$ = 7 V	
	channel 0, 1, 2		24	_	40		1)	
	channel 3, 4		8	_	18		1)	
Over	Temperature Protection	l .	1			1		
7.7.2	Thermal shut down temperature	$T_{\rm j(SC)}$	150	170	190	°C	2)	
7.7.3	Thermal hysteresis	$\Delta T_{\rm i}$	_	7	_	K	2)	
7.7.4	Dynamic temperature increase limitation while switching	$\Delta T_{\rm jsw}$	_	60	_	K	2)	
Over	Voltage		1	*	- 1	1	.1	
7.7.5	Overvoltage protection	$V_{BB(AZ)}$	40	47	54	V	$I_{\rm BB}$ = 4 mA	

¹⁾ For T_j = 150 °C, not subject to production test. Device will shutdown due to the maximum junction temperature sensor.

²⁾ Not subject to production test, specified by design.



7.8 Command Description

HWCR

Hardware Configuration Register

W/\overline{R}	RB	ADDR		3	2	1	0
write	1	1	0	0	0	RST	CTL

Field	Bits	Туре	Description
CTL	0	rw	Clear Thermal Latch
			Thermal latches are untouched
			1 Command: Clear all thermal latches



8 Diagnosis

For diagnosis purpose, the SPOC - BTS5562E provides a current sense signal at pin IS and the diagnosis word via SPI. There is a current sense multiplexer implemented that is controlled via SPI. The sense signal can also be disabled by SPI command. A switch bypass monitor allows to detect a short circuit between the output pin and the battery voltage. Please refer to Figure 12 for details.




Figure 12 Block diagram: Diagnosis



For diagnosis feedback at different operation modes, please see Table 1.

Table 1 Operation Modes 1)

Operation Mode	Input Level OUT.OUTn	Output Level V _{OUT}	Current Sense I _{IS}	Error Flag	DCR. SBM
Normal Operation (OFF)	L / 0	GND	Z	0	1
Short Circuit to GND	(OFF-state)	GND	Z	0	1
Thermal shut down		Z	Z	03)	х
Short Circuit to $V_{\rm BB}$		V_{BB}	Z	0	0
Open Load		Z	Z	0	х
Normal Operation (ON)	H/1	$\sim V_{ m BB}$	$I_{\rm L} / k_{\rm ILIS}$	0	0
Current Limitation	(ON-state)	$< V_{\rm BB}$	Z	1	х
Short Circuit to GND		~GND	Z	1	1
Dynamic Temperature Sensor shut down		Z	Z	1	х
Thermal shut down		Z	Z	1 ³⁾	х
Short Circuit to $V_{\rm BB}$		V_{BB}	$< I_{L} / k_{ILIS}$	0	0
Open Load		V_{BB}	Z	0	0

¹⁾ L = low level, H = high level, Z = high impedance, potential depends on leakage currents and external circuit. x = undefined.

8.1 Diagnosis Word at SPI

The standard diagnosis at the SPI interface provides information about each channel. The error flags, an OR combination of the over temperature flags and the over load monitoring signals are provided in the SPI standard diagnosis bits ERRn.

The over load monitoring signals are latched in the error flags and cleared each time the standard diagnosis is transmitted via SPI. In detail, they are cleared between the second and third raising edge of the SCLK signal.

The over temperature flags, which cause an overheated channel to latch off, are latched directly at the gate control block. The latches are cleared by SPI command HWCR.CTL.

Please note: The over temperature information is latched twice. When transmitting a clear thermal latch command (HWCR.CTL), the error flag is cleared during command transmission of the next SPI frame and ready for latching after the third raising edge of the SCLK signal. As a result, the first standard diagnosis information after a CTL command will indicate a failure mode at the previously affected channels although the thermal latches have been cleared already. In case of continuous over load, the error flags are set again immediately because of the over load monitoring signal.

²⁾ The error flags are latched until they are transmitted in the standard diagnosis word via SPI.

³⁾ The over temperature flag is set latched (in OFF states also) and can be cleared by SPI command HWCR.CTL.



8.2 Load Current Sense Diagnosis

There is a current sense signal available at pin IS which provides a current proportional to the load current of one selected channel. The selection is done by a multiplexer which is configured via SPI.

Current Sense Signal

The current sense signal (ratio $k_{\rm ILIS}$ = $I_{\rm L}$ / $I_{\rm S}$) is provided as long as no failure mode occurs. Usually a resistor $R_{\rm IS}$ is connected to the current sense pin. It is recommended to use resistors 2.5 k Ω < $R_{\rm IS}$ < 7 k Ω . A typical value is 3.3 k Ω .




Figure 13 Current Sense Ratio $k_{\rm ILIS}$ Channel 0, 1, 2 1)






Figure 14 Current Sense Ratio $k_{\rm ILIS}$ Channel 3, 4¹⁾

In case of over current as well as over temperature, the current sense signal of the affected channel is switched off. To distinguish between over temperature and over load, the SPI diagnosis word can be used. Whereas the over load flag is cleared every time the diagnosis is transmitted, the over temperature flag is cleared by a dedicated SPI command (HWCR.CTL).

Details about timings between the current sense signal $I_{\rm IS}$ and the output voltage $V_{\rm OUT}$ and the load current $I_{\rm L}$ can be found in **Figure 15**.




Figure 15 Timing of Current Sense Signal

¹⁾ The curves show the behavior based on characterization data. The marked points are guaranteed in this Data Sheet in **Section 8.4** (Position **8.4.1**).



Current Sense Multiplexer

There is a current sense multiplexer implemented in the SPOC - BTS5562E that routes the sense current of the selected channel to the diagnosis pin IS. The channel is selected via SPI register DCR.MUX. The sense current also can be disabled by SPI register DCR.MUX. For details on timing of the current sense multiplexer, please refer to Figure 16.




Figure 16 Timing of Current Sense Multiplexer

8.3 Switch Bypass Diagnosis

To detect short circuit to $V_{\rm BB}$, there is a switch bypass monitor implemented. In case of short circuit between the output pin OUT and $V_{\rm BB}$ in ON-state, the current will flow through the power transistor as well as through the short circuit (bypass) with undefined ratio. As a result, the current sense signal will show lower values than expected by the load current. In OFF-state, the output voltage will stay close to $V_{\rm BB}$ potential which means a small $V_{\rm DS}$.

The switch bypass monitor compares the voltage $V_{\rm DS}$ across the power transistor of that channel which is selected by the current sense multiplexer (DCR.MUX) with threshold $V_{\rm DS(SB)}$. The result of comparison can be read in SPI register DCR.SBM.



8.4 **Electrical Characteristics**

Unless otherwise specified: $V_{\rm BB}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C typical values: $V_{\rm BB}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions	
			min.	typ.	max.			
Load	Current Sense		*	+		•	-	
8.4.1	Current sense ratio	k_{ILIS}						
	channel 0, 1, 2:							
	0.600 A		2450	3100	3900		_	
	1.3 A		2450	3100	3700		_	
	2.6 A		2700	3100	3500		_	
	4.0 A		2700	3100	3500		_	
	channel 3, 4:							
	0.020 A		800	1800	2750		_	
	0.050 A		1000	1800	2400		_	
	0.150 A		1200	1700	2200		_	
	0.300 A		1250	1600	1950		_	
	0.600 A		1250	1550	1850		_	
	1.3 A		1350	1550	1750		_	
	2.0 A		1370	1550	1730		_	
8.4.2	Current sense voltage limitation	$V_{IS(LIM)}$	$0.9V_{\mathrm{DD}}$	V_{DD}	$1.1V_{\mathrm{DD}}$	V	$I_{\rm IS}$ = 1 mA	



Unless otherwise specified: $V_{\rm BB}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C typical values: $V_{\rm BB}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	L	_imit Va	lues	Unit	Test Conditions
			min.	typ.	max.		
8.4.3	Current sense leakage / offset current	$I_{\rm IS(en)}$	_	-	1	μА	$I_{L} = 0$ DCR.MUX = 000_{B}
8.4.4	Current sense leakage, while diagnosis disabled	$I_{\rm IS(dis)}$	_	-	1	μА	DCR.MUX = 110 _B
8.4.5	Current sense settling time after channel activation channel 0, 1, 2 channel 3, 4	$t_{\rm sIS(ON)}$		_	300 180	μS	$V_{\rm BB}$ = 13.5 V $R_{\rm IS}$ = 3.3 k Ω $R_{\rm L}$ = 6.8 Ω $R_{\rm I}$ = 18 Ω
8.4.6	·	$t_{\sf dIS(OFF)}$	_	-	25	μs	$V_{\rm BB}$ = 13.5 V ¹⁾ $R_{\rm IS}$ = 3.3 k Ω
8.4.7	Current sense settling time after change of load current channel 0, 1, 2 channel 3, 4				30 30	μs	$V_{\rm BB}$ = 13.5 V ¹⁾ $R_{\rm IS}$ = 3.3 k Ω $I_{\rm L}$ = 2.6 A to 1.3 A $I_{\rm L}$ = 1.3 A to 0.6 A
8.4.8	Current sense settling time after current sense activation	$t_{\sf siS(EN)}$	-	-	25	μs	$R_{\rm IS} = 3.3 \text{ k}\Omega$ DCR.MUX: $110_{\rm B} -> 000_{\rm B}$
8.4.9	Current sense settling time after multiplexer channel change	$t_{\sf siS(MUX)}$	-	_	30	μs	$R_{\rm IS} = 3.3 \; {\rm k}\Omega$ DCR.MUX: $000_{\rm B} -> 001_{\rm B}$
8.4.10		t _{dIS(MUX)}	_	_	25	μs	$R_{\rm IS} = 3.3 \text{ k}\Omega$ DCR.MUX: ¹⁾ $001_{\rm B} -> 110_{\rm B}$
Switc	h Bypass Monitor						
8.4.11	Switch bypass monitor threshold	$V_{\mathrm{DS(SB)}}$	0.7	_	2.5	V	_

Not subject to production test, specified by design.



8.5 Command Description

DCR

Diagnosis Control Register

W/\overline{R}	RB	AD	DR	3	2	0	
read	1	1	1	SBM			
write	1	1	1	0		MUX	

Input Level	Field	Bits	Туре	Description
OUT.OUTn				
L / 0	MUX	2:0	rw	Set Current Sense Multiplexer Configuration
(OFF-state)				000 IS pin is high impedance
				001 IS pin is high impedance
				010 IS pin is high impedance
				011 IS pin is high impedance
				100 IS pin is high impedance
				101 IS pin is high impedance
				110 IS pin is high impedance
				111 Stand-by mode (IS pin is high impedance)
	SBM	3	r	Switch Bypass Monitor ¹⁾
				$0 V_{\rm DS} < V_{\rm DS(SB)}$
				1 $V_{\rm DS} > V_{\rm DS(SB)}$
H / 1	MUX	2:0	rw	Set Current Sense Multiplexer Configuration
(ON-state)				000 current sense of channel 0 is routed to IS pin
				001 current sense of channel 1 is routed to IS pin
				010 current sense of channel 2 is routed to IS pin
				011 current sense of channel 3 is routed to IS pin
				100 current sense of channel 4 is routed to IS pin
				101 IS pin is high impedance
				110 IS pin is high impedance
				111 Stand-by mode (IS pin is high impedance)
	SBM	3	r	Switch Bypass Monitor ¹⁾
				$0 V_{\rm DS} < V_{\rm DS(SB)}$
				1 $V_{\rm DS} > V_{\rm DS(SB)}$

¹⁾ Invalid in stand-by mode



Standard Diagnosis

CS	7	6	5	4	3	2	1	0
TER	0	LHI	x	ERR4	ERR3	ERR2	ERR1	ERR0

Field	Bits	Type	Description	
ERRn	n	r	Error flag Channel n	
n = 4 to 0			0 normal operation	
			1 failure mode occurred	



9 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a full duplex synchronous serial slave interface, which uses four lines: <u>SO</u>, SI, SCLK and <u>CS</u>. Data is transferred by the lines SI and SO at the rate given by SCLK. The falling edge of <u>CS</u> indicates the beginning of an access. Data is sampled in on line SI at the falling edge of <u>SCLK</u> and shifted out on line SO at the rising edge of <u>SCLK</u>. Each access must be terminated by a rising edge of <u>CS</u>. A modulo 8 counter ensures that data is taken only, when a multiple of 8 bit has been transferred. The interface provides daisy chain capability.




Figure 17 Serial Peripheral Interface

9.1 SPI Signal Description

CS - Chip Select:

The system micro controller selects the SPOC - BTS5562E by means of the \overline{CS} pin. Whenever the pin is in low state, data transfer can take place. When \overline{CS} is in high state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state.

CS High to Low transition:

- · The requested information is transferred into the shift register.
- SO changes from high impedance state to high or low state depending on the logic OR combination between
 the transmission error flag (TER) and the signal level at pin SI. As a result, even in daisy chain configuration,
 a high signal indicates a faulty transmission. This information stays available to the first rising edge of SCLK.

CS Low to High transition:

- Command decoding is only done, when after the falling edge of \overline{CS} exactly a multiple (1, 2, 3, ...) of eight SCLK signals have been detected. In case of faulty transmission, the transmission error flag (TER) is set and the command is ignored.
- Data from shift register is transferred into the addressed register.

SCLK - Serial Clock:

This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in low state whenever chip select $\overline{\text{CS}}$ makes any transition.

SI - Serial Input:

Serial input data bits are shift-in at this pin, the most significant bit first. SI information is read on the falling edge of SCLK. The input data consists of two parts, control bits followed by data bits. Please refer to **Section 9.5** for further information.



SO Serial Output:

Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the $\overline{\text{CS}}$ pin goes to low state. New data will appear at the SO pin following the rising edge of SCLK. Please refer to **Section 9.5** for further information.

9.2 Daisy Chain Capability

The SPI of SPOC - BTS5562E provides daisy chain capability. In this configuration several devices are activated by the same $\overline{\text{CS}}$ signal $\overline{\text{MCS}}$. The SI line of one device is connected with the SO line of another device (see **Figure 18**), in order to build a chain. The ends of the chain are connected with the output and input of the master device, MO and MI respectively. The master device provides the master clock MCLK which is connected to the SCLK line of each device in the chain.




Figure 18 Daisy Chain Configuration

In the SPI block of each device, there is one shift register where one bit from SI line is shifted in each SCLK. The bit shifted out occurs at the SO pin. After eight SCLK cycles, the data transfer for one device has been finished. In single chip configuration, the $\overline{\text{CS}}$ line must turn high to make the device accept the transferred data. In daisy chain configuration, the data shifted out at device 1 has been shifted in to device 2. When using three devices in daisy chain, three times eight bits have to be shifted through the devices. After that, the $\overline{\text{MCS}}$ line must turn high (see Figure 19).




Figure 19 Data Transfer in Daisy Chain Configuration



9.3 Timing Diagrams




Figure 20 Timing Diagram SPI Access

9.4 Electrical Characteristics

Unless otherwise specified: $V_{\rm BB}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C, $V_{\rm DD}$ = 3.8 V to 5.5 V typical values: $V_{\rm BB}$ = 13.5 V, $T_{\rm j}$ = 25 °C, $V_{\rm DD}$ = 4.3 V

.3 V
.3 V
.3 V
V
.3 V
.6 V
.3 V
0.4 V
4 V
.3 V
4.3 V
3 V
.5 mA



Unless otherwise specified: $V_{\rm BB}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C, $V_{\rm DD}$ = 3.8 V to 5.5 V typical values: $V_{\rm BB}$ = 13.5 V, $T_{\rm j}$ = 25 °C, $V_{\rm DD}$ = 4.3 V

Pos.	Parameter	Symbol	Lir	nit Val	ues	Unit	Test Conditions	
			min.	typ.	max.			
9.4.8	H level output voltage	$V_{\rm SO(H)}$	V _{DD} - 0.5 V	_	V_{DD}	V	$I_{\rm SO}$ = 0.5 mA $V_{\rm DD}$ = 4.3 V	
9.4.9	Output tristate leakage current	$I_{\rm SO(OFF)}$	-10	_	10	μΑ	$V_{\rm CS} = V_{\rm DD}$	
Timin	gs							
9.4.10	Serial clock frequency	$f_{\sf SCLK}$	0	_	2	MHz	_	
9.4.11	Serial clock period	$t_{\rm SCLK(P)}$	500	_	_	ns	_	
9.4.12	Serial clock high time	t _{SCLK(H)}	250	_	_	ns	_	
9.4.13	Serial clock low time	$t_{\rm SCLK(L)}$	250	_	_	ns	_	
9.4.14	Enable lead time (falling CS to rising SCLK)	$t_{\rm CS(lead)}$	1	_	-	μS	_	
9.4.15	Enable lag time (falling SCLK to rising CS)	$t_{\rm CS(lag)}$	1	_	_	μS	_	
9.4.16	Transfer delay time (rising $\overline{\text{CS}}$ to falling $\overline{\text{CS}}$)	$t_{\rm CS(td)}$	1	_	-	μS	_	
9.4.17	Data setup time (required time SI to falling SCLK)	$t_{\rm SI(su)}$	100	_	-	ns	_	
9.4.18	Data hold time (falling SCLK to SI)	$t_{\rm SI(h)}$	100	_	_	ns	_	
9.4.19	Output enable time (falling $\overline{\text{CS}}$ to SO valid)	t _{SO(en)}	_	_	1	μS	$C_{\rm L}$ = 20 pF ¹⁾	
9.4.20	Output disable time (rising $\overline{\text{CS}}$ to SO tri-state)	$t_{\rm SO(dis)}$	_	_	1	μS	$C_{\rm L}$ = 20 pF ¹⁾	
9.4.21	Output data valid time with capacitive load	$t_{\rm SO(v)}$	_	_	250	ns	$C_{\rm L}$ = 20 pF ¹⁾	

¹⁾ Not subject to production test, specified by design.



9.5 SPI Protocol

	CS ¹⁾	7	6	5	4	3	2	1	0	
		Write OUT Register								
SI		1	0	0	OUT4	OUT3	OUT2	OUT1	OUT0	
		Read OUT	Register							
SI		0	0	х	х	х	Х	Х	0	
		Write Config	guration Reg	gister						
SI 1 1				AD	DR	DATA				
		Read Config	guration Reg	gister						
SI		0	1	AD	DR	х	Х	Х	0	
		Read Stand	ard Diagnos	sis						
SI		0	х	х	х	х	X	х	1	
		Standard Di	agnosis							
SO	TER	0	LHI	х	ERR4	ERR3	ERR2	ERR1	ERR0	
	Second Frame of Read Command									
SO	TER	1	0	0	OUT4	OUT3	OUT2	OUT1	OUT0	
SO	TER	1	1	AD	DR		DA	TA		

¹⁾ The SO pin shows this information between $\overline{\text{CS}}$ hi -> lo and first SCLK lo -> hi transition.

Note: Reading a register needs two SPI frames. In the first frame the RD command is sent. In the second frame the output at SPI signal SO will contain the requested information. A new command can be executed in the second frame.

Field	Bits	Туре	Description			
RB	6	rw	Register Bank O Read / write to the OUTx channel 1 Read / write to the other register			
TER	CS	r	Transmission Error O Previous transmission was successful (modulo 8 clocks received) Previous transmission failed or first transmission after reset			
OUTx x = 4 to 0	x	rw	Output Control Register of Channel x O OFF 1 ON			
ADDR	5:4	rw	Address Pointer to register for read and write command			
DATA	3:0	rw	Data Data written to or read from register selected by address ADDR			
LHI	6	r	Limp Home Enable 0 L-input signal at pin LHI 1 H-input signal at pin LHI			
ERRx x = 4 to 0	х	r	Diagnosis of Channel x O No failure Over temperature, over load or short circuit			



9.6 Register Overview

Name	W/R	RB	5	4	3	2	1	0	default ¹⁾
OUT	W/R	0	0	OUT4	OUT3	OUT2	OUT1	OUT0	00 _H
Name	W/R	RB	AD	DR	3	2	1	0	default ¹⁾
PCR	W/R	1	0	1	PWM	х	х	х	00 _H
HWCR	R	1	1	0	0	х	STB	CTL	02 _H
	W	1	1	0	0	0	RST	CTL	-
DCR	R	1	1	1	SBM		MUX	•	07 _H
	W	1	1	1	0		MUX		-

¹⁾ The default values are set after reset.



Application Description

10 Application Description




Figure 21 Application Circuit Example



Package Outlines SPOC - BTS5562E

11 Package Outlines SPOC - BTS5562E




Figure 22 PG-DSO-36-36 (Plastic Dual Small Outline Package)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).



Revision History

12 Revision History

Revision	Date	Changes
1.0	2008-05-15	Initial revision

Data Sheet 44 Rev. 1.0, 2008-05-15

Edition 2008-05-15

Published by Infineon Technologies AG 81726 Munich, Germany © 2008 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.