

TS922, TS922A

Rail-to-rail, high output current, dual operational amplifier

Datasheet - production data



Features

- Rail-to-rail input and output
- Low noise: 9 nV/√Hz
- Low distortion
- High output current: 80 mA (able to drive 32 Ω loads)
- High-speed: 4 MHz, 1 V/µs
- Operating from 2.7 to 12 V
- Low input offset voltage: 900 µV max. (TS922A)
- ESD internal protection: 2 kV
- Latch-up immunity
- Macromodel included in this specification
- Dual version available in Flip-chip package

Applications

- Headphone and servo amplifiers
- Sound cards, multimedia systems
- Line drivers, actuator drivers
- Mobile phones and portable equipment
- Instrumentation with low noise as key factor
- Piezoelectric speaker drivers

Description

TS922 and TS922A devices are rail-to-rail dual BiCMOS operational amplifiers optimized and fully specified for 3 V and 5 V operation. These devices have high output currents which allow low-load impedances to be driven.

Very low noise, low distortion, low offset, and a high output current capability make these devices an excellent choice for high quality, low voltage, or battery operated audio systems.

The devices are stable for capacitive loads up to 500 pF.

January 2016

DocID5150 Rev 12

This is information on a product in full production.

Contents

1	Pin diag	grams	3
2	Absolut	te maximum ratings and operating conditions	4
3	Electric	al characteristics	6
4	Electric	al characteristic curves	10
5	TS922, [*]	TS922A macromodel	12
	5.1	Important note concerning this macromodel	12
	5.2	Electrical characteristics from macromodelization	12
	5.3	Macromodel code	13
6	Packag	e information	15
	6.1	8-bump Flip-chip package information	16
	6.2	SO8 package information	
	6.3	TSSOP8 package information	19
7	Orderin	g information	20
8	Revisio	n history	21



1 Pin diagrams



Figure 2: Pin connections for SO8 and TSSOP8 (top view)





1500

200

See note ⁽⁸⁾

TS922, TS922A

	Table 1: Absolute	e maximum rat	tings (AMR)		
Symbol	Parameter		Value	Unit	
Vcc	Supply voltage ⁽¹⁾		14		
V_{id}	Differential input voltage (2)	±1	V		
V _{in}	Input voltage ⁽³⁾	(V_{CC-}) - 0.3 to (V_{CC+}) + 0.3			
T _{stg}	Storage temperature	-65 to 150			
Tj	Maximum junction temperature		150	- °C	
_	Soldering temperature (10 s), leaded version		250		
_	Soldering temperature (10 s), unleaded version		260		
		Flip-chip	90		
R _{thja}	Thermal resistance junction-to-ambient (4)	SO8	125	7	
		TSSOP8	120	°C/W	
Р	Thermal resistance junction-to-case (4)	SO8	40		
R_{thjc}	TSSOP8		37		
	HBM: human body model ⁽⁵⁾		2000		
ESD	MM: machine model ⁽⁶⁾		120	V	

Absolute maximum ratings and operating conditions

Notes:

2

⁽¹⁾All voltage values, except the differential voltage are with respect to network ground terminal.

CDM: charged device model (7)

Output short-circuit duration

Latch-up immunity

⁽²⁾The differential voltage is the non-inverting input terminal with respect to the inverting input terminal. If $V_{id} > \pm 1$ V, the maximum input current must not exceed ±1 mA. In this case (Vid > ±1 V), an input series resistor must be added to limit the input current. ⁽³⁾Do not exceed 14 V.

⁽⁴⁾Short-circuits can cause excessive heating. Destructive dissipation can result from simultaneous short-circuits on all amplifiers. These values are typical.

⁽⁵⁾Human body model: 100 pF discharged through a 1.5 kΩ resistor between two pins of the device, done for all couples of pin combinations with other pins floating.

⁽⁶⁾Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of pin combinations with other pins floating.

⁽⁷⁾Charged device model: all pins and plus package are charged together to the specified voltage and then discharged directly to ground.

⁽⁸⁾There is no short-circuit protection inside the device: short-circuits from the output to V_{CC} can cause excessive heating. The maximum output current is approximately 80 mA, independent of the magnitude of V_{CC}. Destructive dissipation can result from simultaneous short-circuits on all amplifiers.



mΑ

Table 2: Operating conditions

Symbol	Parameter	Value	Unit
Vcc	Supply voltage	2.7 to 12	V
V _{icm}	Common mode input voltage range	(V_{CC-}) - 0.2 to (V_{CC+}) + 0.2	v
T _{oper}	Operating free air temperature range	-40 to 125	°C



3 Electrical characteristics

Table 3: Electrical characteristics measured at VCC = 3 V, VCC- = 0 V, Vicm = VCC/2, Tamb = 25 °C, and RL connected to VCC/2 (unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		TS922			3	
		TS922A			0.9	
		TS922EIJT			1.5	
V _{io}	Input offset voltage	T _{min} ≤ T _{amb} ≤ T _{max} , TS922			5	mV
		$T_{min} \leq T_{amb} \leq T_{max}$, TS922A			1.8	
		T _{min} ≤ T _{amb} ≤ T _{max} , TS922EIJT			2.5	
$\Delta V_{io} / \Delta T$	Input offset voltage drift			2		μV/°C
	land attack and an and	$V_{out} = V_{CC}/2$		1	30	
l _{io}	Input offset current	$T_{min} \leq T_{amb} \leq T_{max}$			30	
		$V_{out} = V_{CC}/2$		15	100	nA
l _{ib}	Input bias current	$T_{min} \leq T_{amb} \leq T_{max}$			100	
		R _L = 10 kΩ	2.90			
		$T_{min} \leq T_{amb} \leq T_{max}$	2.90			
V _{OH}	High level output voltage	R _L = 600 Ω	2.87			V
		$T_{min} \leq T_{amb} \leq T_{max}$	2.87			-
		R _L = 32 Ω		2.63		
	Low level output voltage	R _L = 10 kΩ			50	
		$T_{min} \leq T_{amb} \leq T_{max}$			50	mV
V _{OL}		R _L = 600 Ω			100	
		$T_{min} \leq T_{amb} \leq T_{max}$			100	
		R _L = 32 Ω		180		
		R_L = 10 k Ω , V_{out} = 2 V_{p-p}		200		
		$T_{min} \leq T_{amb} \leq T_{max}$	70			
A _{vd}	Large signal voltage gain	R_L = 600 Ω, V_{out} = 2 V_{p-p}		35		V/mV
		$T_{min} \leq T_{amb} \leq T_{max}$	15			
		R_L = 32 Ω , V_{out} = 2 V_{p-p}		16		
		No load, $V_{out} = V_{CC}/2$		2	3	
Icc	Total supply current	$T_{min} \le T_{amb} \le T_{max}$			3.2	mA
GBP	Gain bandwidth product	R _L = 600 Ω		4		MHz
CMR	Common mode rejection ratio	$V_{icm} = 0$ to 3 V	60	80		dD
		$T_{min} \le T_{amb} \le T_{max}$	56			dB
SVR	Supply voltage rejection ratio	$V_{CC} = 2.7 \text{ to } 3.3 \text{ V}$	60	85		dB
		$T_{min} \le T_{amb} \le T_{max}$	60			UD
lo	Output short-circuit current		50	80		mA
SR	Slew rate		0.7	1.3		V/µs
φm	Phase margin at unit gain	R_L = 600 Ω , C_L = 100 pF		68		Degrees



TS922, TS922A

Electrical characteristics

TS922, T	EI	ectrical	charac	cteristics		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Gm	Gain margin	R_L = 600 Ω , C_L = 100 pF		12		dB
en	Equivalent input noise voltage	f = 1 kHz		9		nV/√Hz
THD	Total harmonic distortion	$\label{eq:Vout} \begin{split} V_{out} &= 2 \ V_{p\text{-}p\text{,}} \ f = 1 \ \text{kHz}, \ A_v = 1, \\ R_L &= 600 \ \Omega \end{split}$		0.005		%
Cs	Channel separation			120		dB



	Tamb = 25 °C, and RL connected to VCC/2 (unless otherwise specified)								
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit			
		TS922			3				
		TS922A			0.9				
V _{io}	Input offset voltage	TS922EIJT			1.5	mV			
v io	input onset voltage	$T_{min} \leq T_{amb} \leq T_{max}, TS922$			5	IIIV			
		$T_{min} \leq T_{amb} \leq T_{max}, TS922A$			1.8				
		$T_{min} \leq T_{amb} \leq T_{max}, TS922EIJT$			2.5				
$\Delta V_{io}/\Delta T$	Input offset voltage drift			2		µV/°C			
L	Input offect ourrent	$V_{out} = V_{CC}/2$		1	30				
l _{io}	Input offset current	$T_{min} \leq T_{amb} \leq T_{max}$	mb ≤ T _{max} 30	nA					
	Input biog ourrent	$V_{out} = V_{CC}/2$		15	100	ΠA			
l _{ib}	Input bias current	$T_{min} \leq T_{amb} \leq T_{max}$			100				
		R _L = 10 kΩ	4.9						
		$T_{min} \leq T_{amb} \leq T_{max}$	4.9						
V _{OH}	High level output voltage	R _L = 600 Ω	4.85			V			
		$T_{min} \leq T_{amb} \leq T_{max}$	4.85						
		R _L = 32 Ω		4.4					
	Low level output voltage	R _L = 10 kΩ			50	mV			
		$T_{min} \le T_{amb} \le T_{max}$			50				
V _{OL}		R _L = 600 Ω			120				
		$T_{min} \le T_{amb} \le T_{max}$			120				
		R _L = 32 Ω		300					
		R_L = 10 k Ω , V_{out} = 2 V_{p-p}		200					
		T _{min} ≤ T _{amb} ≤ T _{max}	70						
A _{vd}	Large signal voltage gain	R _L = 600 Ω, V _{out} = 2 V _{p-p}		35		V/mV			
		$T_{min} \leq T_{amb} \leq T_{max}$	20						
		$R_{L} = 32 \Omega, V_{out} = 2 V_{p-p}$		16					
		No load, $V_{out} = V_{CC}/2$		2	3				
Icc	Total supply current	$T_{min} \le T_{amb} \le T_{max}$			3.2	mA			
GBP	Gain bandwidth product	R _L = 600 Ω		4		MHz			
01/2		$V_{icm} = 0$ to 5 V	60	80					
CMR	Common mode rejection ratio	$T_{min} \leq T_{amb} \leq T_{max}$	56						
01/2		V _{CC} = 4.5 to 5.5 V	60	85		dB			
SVR	Supply voltage rejection ratio	$T_{min} \le T_{amb} \le T_{max}$	60			1			
lo	Output short-circuit current		50	80		mA			
SR	Slew rate		0.7	1.3		V/µs			
φm	Phase margin at unit gain		1	68		Degrees			
Gm	Gain margin	R _L = 600 Ω, C _L =100 pF		12		dB			
en	Equivalent input noise voltage	f = 1 kHz		9		nV/√Hz			

Table 4: Electrical characteristics measured at VCC = 5 V, VCC- = 0 V, Vicm = VCC/2,
Tamb = 25 °C, and RL connected to VCC/2 (unless otherwise specified)

8/22 DocID5150 Rev 12



TS922, TS922A

Electrical characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
THD	Total harmonic distortion	$\label{eq:Vout} \begin{split} V_{out} &= 2 \ V_{p\text{-}p\text{,}} \ f = 1 \ kHz, \ A_v = 1, \\ R_L &= 600 \ \Omega \end{split}$		0.005		%
Cs	Channel separation			120		dB



4 Electrical characteristic curves









TS922, TS922A

0.1

0.01

 $R_L = 32 \Omega$, f = 1 kHz V_{CC} = ±1.5 V, Av = 1

0.4

0.6

0**.8**

0.2

Electrical characteristic curves

 $R_L = 2 k\Omega$, f = 1 kHz ±1.5 V. Av = -1

Vcc



0.1

0.01



57

5 TS922, TS922A macromodel

5.1 Important note concerning this macromodel

- All models are a trade-off between accuracy and complexity (i.e. simulation time).
- Macromodels are not a substitute to breadboarding; rather, they confirm the validity of a design approach and help to select surrounding component values.
- A macromodel emulates the **nominal** performance of a **typical** device within **specified** operating conditions (for example, temperature and supply voltage). Thus the macromodel is often not as exhaustive as the datasheet, its purpose is to illustrate the main parameters of the product.

Data derived from macromodels used outside of the specified conditions (for example, V_{CC} , temperature) or worse, outside of the device operating conditions (for example, V_{CC} , V_{icm}), are not reliable in any way.

Section 5.2 provides the electrical characteristics resulting from the use of the TS922, TS922A macromodel.

5.2 Electrical characteristics from macromodelization

Table 5: Electrical characteristics resulting from macromodel simulation at VCC = 3 V, VCC- = 0 V, RL, CL connected to VCC/2, Tamb = 25 °C (unless otherwise specified)

Symbol	Conditions	Value	Unit
V _{io}		0	mV
A _{vd}	$R_L = 10 \ k\Omega$	200	V/mV
I _{CC}	No load, per operator	1.2	mA
V _{icm}		-0.2 to 3.2	v
V _{OH}	P 10k0	2.95	v
V _{OL}	$-R_{L} = 10 \text{ k}\Omega$	25	mV
I _{sink}	$V_{O} = 3 V$	80	mA
I _{source}	$V_{O} = 0 V$	80	IIIA
GBP	$R_L = 600 \text{ k}\Omega$	4	MHz
SR	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$	1.3	V/µs
φm	$R_L = 600 \text{ k}\Omega$	68	Degrees



5.3

```
Macromodel code
** Standard Linear Ics Macromodels, 1996.
** CONNECTIONS:
* 1 INVERTING INPUT
* 2 NON-INVERTING INPUT
* 3 OUTPUT
* 4 POSITIVE POWER SUPPLY
* 5 NEGATIVE POWER SUPPLY
.SUBCKT TS92X 1 2 3 4 5
.MODEL MDTH D IS=1E-8 KF=2.664234E-16 CJO=10F
* INPUT STAGE
CIP 2 5 1.000000E-12
CIN 1 5 1.000000E-12
EIP 10 5 2 5 1
EIN 16 5 1 5 1
RIP 10 11 8.125000E+00
RIN 15 16 8.125000E+00
RIS 11 15 2.238465E+02
DIP 11 12 MDTH 400E-12
DIN 15 14 MDTH 400E-12
VOFP 12 13 DC 153.5u
VOFN 13 14 DC 0
IPOL 13 5 3.200000E-05
CPS 11 15 1e-9
DINN 17 13 MDTH 400E-12
VIN 17 5 -0.100000e+00
DINR 15 18 MDTH 400E-12
VIP 4 18 0.400000E+00
FCP 4 5 VOFP 1.865000E+02
FCN 5 4 VOFN 1.865000E+02
FIBP 2 5 VOFP 6.250000E-03
FIBN 5 1 VOFN 6.250000E-03
* GM1 STAGE *************
FGM1P 119 5 VOFP 1.1
FGM1N 119 5 VOFN 1.1
RAP 119 4 2.6E+06
RAN 119 5 2.6E+06
* GM2 STAGE ************
```



G2P 19 5 119 5 1.92E-02 G2N 19 5 119 4 1.92E-02 R2P 19 4 1E+07 R2N 19 5 1E+07 **** VINT1 500 0 5 GCONVP 500 501 119 4 19.38 VP 501 0 0 GCONVN 500 502 119 5 19.38 VN 502 0 0 ******** orientation isink isource ****** VINT2 503 0 5 FCOPY 503 504 VOUT 1 DCOPYP 504 505 MDTH 400E-9 VCOPYP 505 0 0 DCOPYN 506 504 MDTH 400E-9 VCOPYN 0 506 0 F2PP 19 5 poly(2) VCOPYP VP 0 0 0 0.5 F2PN 19 5 poly(2) VCOPYP VN 0 0 0 0.5 F2NP 19 5 poly(2) VCOPYN VP 0 0 0 0 1.75 F2NN 19 5 poly(2) VCOPYN VN 0 0 0 0 1.75 * COMPENSATION ********** CC 19 119 25p * OUTPUT ********* DOPM 19 22 MDTH 400E-12 DONM 21 19 MDTH 400E-12 HOPM 22 28 VOUT 6.250000E+02 VIPM 28 4 5.00000E+01 HONM 21 27 VOUT 6.250000E+02 VINM 5 27 5.000000E+01 VOUT 3 23 0 ROUT 23 19 6 COUT 3 5 1.300000E-10 DOP 19 25 MDTH 400E-12 VOP 4 25 1.052 DON 24 19 MDTH 400E-12 VON 24 5 1.052 .ENDS;TS92X



6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.





6.1 8-bump Flip-chip package information

Figure 14: 8-bump Flip-chip package dimensions (top view)

 Die size: 1600 mm x 1600 mm ±30 mm, Die height: 350 μm ±20 μm, Die height (including bumps): 650 μm, Bump diameter: 315 μm ±50 μm, Bump height: 250 μm ±40 μm, Pitch: 500 μm ±10 μm, Backcoating.









- 1. 2. 3. ST logo Part number
- Date code: Y = year, WW = week
- 4. This dot indicates the bump corner 1A





1. Device orientation: the devices are oriented in the carrier pocket with bump number A1 adjacent to the sprocket holes.



6.2 SO8 package information



Table 6: SO8 mechanical data

			Dir	nensions		
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max
Α			1.75			0.069
A1	0.10		0.25	0.004		0.010
A2	1.25			0.049		
b	0.28		0.48	0.011		0.019
С	0.17		0.23	0.007		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
е		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.050
L1		1.04			0.040	
k	1°		8°	1°		8°
CCC			0.10			0.004



6.3 TSSOP8 package information



Table 7: TSSOP8 mechanical data

	Dimensions						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А			1.2			0.047	
A1	0.05		0.15	0.002		0.006	
A2	0.80	1.00	1.05	0.031	0.039	0.041	
b	0.19		0.30	0.007		0.012	
С	0.09		0.20	0.004		0.008	
D	2.90	3.00	3.10	0.114	0.118	0.122	
E	6.20	6.40	6.60	0.244	0.252	0.260	
E1	4.30	4.40	4.50	0.169	0.173	0.177	
е		0.65			0.0256		
k	0°		8°	0°		8°	
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1		1			0.039		
aaa		0.1			0.004		



7 Ordering information

Order codes	Temperature range	Package	Packaging	Marking
TS922ID				9221
TS922IDT	SO8	500		9221
TS922AID		Tube or tape and reel	02241	
TS922AIDT				922AI
TS922IYDT (1)	-40 °C to 125 °C	SO8		922IY
TS922AIYDT ⁽¹⁾		(automotive grade)		922AIY
TS922IPT		TSSOP8		9221
TS922AIPT		133040		922AI
TS922IYPT ⁽²⁾		TSSOP8	Tape and reel	922IY
TS922AIYPT ⁽²⁾		(automotive grade)		922AY
TS922EIJT		Flip-chip with backcoating		922

Notes:

⁽¹⁾Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q 002 or equivalent.

⁽²⁾Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q 002 or equivalent are ongoing.



8 Revision history

Table 9: Document revision history

Revision	Changes
1	First release.
2	Flip-chip package inserted in the document.
3	Modifications in AMR Table 1 (explanation of V_{id} and V_i limits, ESD MM and CDM values added, R_{thja} added).
4	PPAP references inserted in the datasheet, see Table 8.
5	TS922EIJT part number inserted in the datasheet, see Table 8.
6	Modifications in AMR Table 1 (R_{thjc} added), parameter limits on full temperature range added in Table 3 and Table 4.
7	Added notes on ESD in AMR table. Re-formatted package information. Added notes for automotive grade in order codes table.
8	Document reformatted. Added root part number TS922A on cover page. Removed TS922AIYD order code from Table 8.
9	Added MiniSO8 package. Modified test conditions for CMR in Table 3 and Table 4. Replaced V _{DD} by V _{CC} . in title of Table 3, Table 4, and Table 5. Updated titles of Figure 7 to Figure 12 (added conditions to differentiate them). Removed TS922IYD device from Table 8. Minor corrections throughout document.
10	Features: updated package information for Flip-chip Figure 2: Updated title Table 1: updated footnotes 5, 6, and 7 Table 3 and Table 4: replaced DVio with Δ Vio/ Δ T Figure 14: added backcoating to package information Figure 16: updated footnote 3 Table 8: updated package information for Flip-chip
11	Figure 14: updated to include new height for backcoating
12	Updated document layout Removed MiniSO8 and DIP8 packages Updated cover image: removed J, D (plastic micropackage), and P (thin shrink small outline package) respectively from Flip-chip with backcoating, SO8, and TSSOP packages. <i>Table 6</i> : updated SO8 information for min "k" parameter (mm dimensions). <i>Table 7</i> : updated "aaa" information. These are "typ" not "max" values. <i>Table 8</i> : <i>"Order codes"</i> : removed following order codes: TS922IST, TS922AIST, TS922IN, TS922IYST. TS922AIYST, and TS922IJT.
	1 2 3 4 5 6 7 8 9 9



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

