DSC2130 | DSC2230



Low-Jitter I²C/SPI Programmable LVDS Oscillator

Datasheet

discera

General Description

DSC2130 DSC2230 The and series of high-performance LVDS programmable, oscillators utilizes a proven silicon MEMS technology to provide excellent jitter and stability while incorporating high output frequency flexibility. DSC2130 and DSC2230 allow the user to modify the output I²C freauencv usina or SPI interface, respectively. User can also select from two pre-programmed default output frequencies using the control pin.

DSC2130 and DSC2230 are packaged in 14pin 3.2x2.5 mm QFN packages and available in temperature grades from Ext. Commercial to industrial.



Pin #	DSC2130 (I ² C)	DSC2230 (SPI)
3	NC	SCLK
5	SDA	MOSI
6	SCL	MISO
7	CS_bar	SS

Features

- Low RMS Phase Jitter: <1 ps (typ)
- High Stability: ±10, ±25, ±50 ppm
- Wide Temperature Range

 Industrial: -40° to 85° C
 Ext. commercial: -20° to 70° C
- High Supply Noise Rejection: -50 dBc
- I²C/SPI Programmable Output Freq
- Short Lead Times: 2 Weeks
- Wide Freq. Range: • LVDS Output: 2.3 to 460 MHz
- Miniature Footprint of 3.2x2.5mm
- Excellent Shock & Vibration Immunity • Qualified to MIL-STD-883
- High Reliability • 20x better MTF than quartz oscillators
- Supply Range of 2.25 to 3.6 V
- Lead Free & RoHS Compliant

Applications

- Consumer Electronics
- Storage Area Networks
 SATA, SAS, Fibre Channel
- Passive Optical Networks • EPON, 10G-EPON, GPON, 10G-PON
- Ethernet

 1G, 10GBASE-T/KR/LR/SR, and FCoE
- HD/SD/SDI Video & Surveillance
- PCI Express

DSC2130 DSC2230



Pin Description

Pin No.	Pin Name	Pin Type	Description
1	Enable	I	Enables outputs when high and disables when low
2	NC	NA	Leave unconnected or grounded
3 NC NA		NA	DSC2130: Leave unconnected or grounded
5	SCLK	Ι	DSC2230: Serial clock from master
4	GND	Power	Ground
5	SDA	Ι	DSC2130: I ² C Serial Data
5	MOSI		DSC2230: SPI Serial Data from Master to Slave
6	6 SCL I		DSC2130: I ² C Serial Clock
0	MISO	0	DSC2230: SPI Serial Data from Slave to Master
7 CS_bar I DSC2130: I ² C Chip Select (Active Low)		DSC2130: I ² C Chip Select (Active Low)	
/	SS	Ι	DSC2230: SPI Slave Select (Active Low)
8	Output1+	0	Positive LVDS Output
9	Output1-	0	Negative LVDS Output
10	NC	NA	Leave unconnected or grounded
11	NC	NA	Leave unconnected or grounded
12	VDD2	Power	Power Supply
13	VDD	Power	Power Supply
14	FS	Ι	Default output clock frequency bit

Operational Description

The DSC2130/2230 is a LVDS oscillator consisting of a MEMS resonator and a support PLL IC. The LVDS output is generated through independent 8-bit programmable dividers from the output of the internal PLL.

DSC2130/2230 allows for easy programming of the output frequencies using I^2C/SPI interface. Upon power-up, the initial output frequency is controlled by an internal preprogrammed memory (OTP). This memory stores all coefficients required by the PLL for two different default frequencies. The control pin (FS) selects the initial frequency. Once the device is powered up, a new output frequency can be programmed. Programming details are provided in the **Programming Guide**. Standard default frequencies are described in the following sections. Discera supports customer defined versions of the DSC2130/2230.

When Enable (pin 1) is floated or connected to VDD, the DSC2130/2230 is in operational mode. Driving Enable to ground will disable both output drivers (hi-impedance mode).



Output Clock Frequencies

Table 2 lists the standard frequency configurations and the associated ordering information to be used in conjunction with the ordering code. Customer defined combinations are available.

Ordering	Freq	Select Bit [FS] - Default is [1]		
Info	(MHz)	0	1	
C0001	f _{out}	148.352	74.1758	
C0002	f _{out}	100	0*	
C0003	f _{out}	100	150	
C0004	f _{out}	148.5	148.35	
C0005	f _{out}	315	0*	
CXXXX	f _{out}	Contact factory for additional configurations.		

 Table 2. Pre-programmed pin-selectable output frequency combinations

Frequency select bit are weakly tied high so if left unconnected the default setting will be [1] and the device will output the associated frequency highlighted in **Bold**.

 0^* – denotes invalid selection, output frequency is not specified.

Ordering Code

DSC2 1 **30** F I 2

Package

F: 3.2x2.5mm

Temp Range

XXXXX

Stability

1: ±50ppm

2: ±25ppm 5: ±10ppm

E: -20 to 70

I: -40 to 85

Prog Mode

1: I²C bus

2: SPI bus

idiscera

Packing

T: Tape & Reel

Γ

Т

Freq (MHz)

See Freq. table

: Tube

Absolute Maximum Ratings

Item	Min	Max	Unit	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	V _{DD} +0.3	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD	-		V	
HBM		4000		
MM		400		
CDM		1500		

Note: 1000+ years of data retention on internal memory

Specifications (Unless specified otherwise: T=25° C)

Parameter Condition Min. Max. Unit Typ. Supply Voltage¹ 2.25 3.6 V V_{DD} Supply Current $\mathbf{I}_{\mathsf{D}\mathsf{D}}$ EN pin low - output is disabled 21 23 mΑ Supply Current² Output Enabled, $R_I = 100\Omega$ 29 32 mΑ I_{DD} Includes frequency variations due ±10 **Frequency Stability** to initial tolerance, temp. and ±25 Δf ppm power supply voltage ±50 Δf 1 year @25°C Aging ±5 ppm Startup Time² T=25°C 5 t_{su} ms Input Logic Levels Input logic high $0.75 x V_{DD}$ V V_{IH} Input logic low V_{IL} $0.25 x V_{DD}$ Output Disable Time³ 5 t_{DA} ns **Output Enable Time** 20 t_{EN} ns Pull-Up Resistor⁴ Pull-up exists on all digital IO kΩ 40 **LVDS Outputs** Output Offset Voltage R=100Ω Differential 1.125 V 1.4 Delta Offset Voltage 50 mV Pk to Pk Output Swing Single-Ended 350 mV Output Transition time⁴ 20% to 80% t_R **Rise Time** 200 ps $R_1 = 50\Omega, C_1 = 2pF$ Fall Time t_F 2.3 460 MHz Frequency f_0 Single Frequency **Output Duty Cycle** SYM Differential 48 52 % Period litter⁵ Fo=156.25 MHz 2.5 J_{PER} **ps**_{RMS} 0.28 200kHz to 20MHz @156.25MHz **Integrated Phase Noise** 100kHz to 20MHz @156.25MHz \mathbf{J}_{CC} 0.4 **ps**_{RMS} 12kHz to 20MHz @156.25MHz 1.7 2

Notes:

Pin 4 V_{DD} should be filtered with 0.01uf capacitor. 1.

Output is enabled if Enable pad is floated or not connected. 2. 3.

 t_{su} is time to 100PPM stable output frequency after V_{DD} is applied and outputs are enabled.

4. Output Waveform and Test Circuit figures below define the parameters.

5. Period Jitter includes crosstalk from adjacent output.



Nominal Performance Parameters (Unless specified otherwise: T=25° C, V_{DD}=3.3 V)



LVDS Phase jitter (integrated phase noise)

Output Waveform: LVDS



📰 discera

Solder Reflow Profile



MSL 1 @ 260°C refer to JSTD-020C			
Ramp-Up Rate (200°C to Peak Temp)	3°C/Sec Max.		
Preheat Time 150°C to 200°C	60-180 Sec		
Time maintained above 217°C	60-150 Sec		
Peak Temperature	255-260°C		
Time within 5°C of actual Peak	20-40 Sec		
Ramp-Down Rate	6°C/Sec Max.		
Time 25°C to Peak Temperature	8 min Max.		

Package Dimensions





Disclaimer:

Discera makes no warranty of any kind, express or implied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Discera reserves the right to make changes without further notice to materials described herein. Discera does not assume any liability arising from the application or use of any product or circuit described herein. Discera does not authorize its products for use a critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Discera's product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Discera against all charges.

DISCERA, Inc. •	1961 Concourse Drive, San Jose, California 95131	•	USA
Phone: +1 (408) 432-8600	• Fax: +1 (408) 432-8609 • Email: sales@discera.com	•	www.discera.com