REV

PAGE																					
REV																					
PAGE																					
REV STATUS OF PAGES	REV	EV																			
		PAG	θE		1	2	3	4	5	6	7	8	9	10	11	12					
PMIC N/A	A			PRE	EPARE	ED BY F		Nguy	en			DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990									
Original date of drawing YY MM DD		ng	CHE	CHECKED BY Phu H. Nguyen						TITLE MICROCIRCUIT, DIGITAL, CMOS, ±% V/ +5V ,											
11-01-19			APF	APPROVED BY Thomas M. Hess				4 Ω	4 $\Omega, \ \text{SINGLE SPDT SWITCH}, \ \ \text{MONOLITHIC}$ SILICON					,							
					ZE A	COD	)e ide	έντ. n 16	io. 236			DWG NO. V62/11608									
				REV	1							PAG	<b>BE</b> 1	OF	12						

Prepared in accordance with ASME Y14.24

Vendor item drawing

	REVISIONS							
	LTR	DESCRIPTION	DATE	APPROVED				
ĺ								

### 1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance CMOS,  $\pm 5 \text{ V} / +5 \text{ V}$ , 4  $\Omega$ , single SPDT switch microcircuit, with an operating temperature range of -40°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer,s PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/11608 Drawing number	- <u>01</u> Device type (See 1.2.1)	X Case outline (See 1.2.2)	Lead finish (See 1.2.3)
1.2.1 Device type(s).			
Device type	Generic	<u>Cir</u>	rcuit function
01	ADG619-EP	CMOS, ±5 V	/ +5 V, 4 $\Omega$ , single SPDT switch

1.2.2 <u>Case outline(s)</u>. The case outlines are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	8	JEDEC MO-178	Small outline Package

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	Material
A	Hot solder dip
B	Tin-lead plate
C	Gold plate
D	Palladium
E	Gold flash palladium
Z	Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/11608</b>
COLUMBUS, OHIO	A	16236	
		REV	PAGE 2

### 1.3 Absolute maximum ratings. 1/

Voltage referenced :	
$V_{DD}$ to $V_{SS}$	
V <sub>DD</sub> to GND	0.3 V to +6.5 V
V <sub>ss</sub> to GND	+0.3 V to -6.5 V
Analog input <u>2</u> /	
Digital input <u>2</u> /	
Peak current, S or D	
Continuous current, S or D	
Ambient operating temperature range	55°C to +125°C
Storage temperature range	65°C to +150°C
Maximum junction temperature (T <sub>J</sub> )	150°C
Thermal impedance:	
θ <sub>JA</sub>	229°C /W
θ <sub>JC</sub>	91.99°C /W
Lead soldering:	
Reflow, peak temperature	260(+0/-5)°C
Time at peak temperature	

### 2. APPLICABLE DOCUMENTS

## JEDEC PUB 95 – Registered and Standard Outlines for Semiconductor Devices

(Applications for copies should be addressed to the Electronic Industries Alliance, 3103 North 10<sup>th</sup> St., Suite 240-S, Arlington, VA 22201-2107 or online at http://www.jedec.org)

### 3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 3

<sup>&</sup>lt;u>1</u>/ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

<sup>2/</sup> Overvoltage at IN, S or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

- 3.4 Design, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein.
- 3.5 Diagrams.
- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Functional block diagram</u>. The functional block diagram shall be as shown in figure 3.
- 3.5.4 <u>Truth table</u>. The truth table shall be as shown in figure 4.
- 3.5.5 <u>On Resistance</u>. The On resistance shall be as shown in figure 5.
- 3.5.6 Off Leakage. The Off leakage shall be as shown in figure 6.
- 3.5.7 On Leakage . The On leakage shall be as shown in figure 7.
- 3.5.8 <u>Switching times</u>. The switching times shall be as shown in figure 8.
- 3.5.9 Break before making time delay. The break before making time delay shall be as shown in figure 9.
- 3.5.10 <u>Charge injection</u>. The charge injection shall be as shown in figure 10.
- 3.5.11 <u>Off isolation</u>. The Off isolation shall be as shown in figure 11.
- 3.5.12 <u>Channel to channel crosstalk</u>. The channel to channel crosstalk shall be as shown in figure 12.
- 3.5.13 <u>Bandwidth</u>. The bandwidth shall be as shown in figure 13.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 4

Test	Symbol	Test conditions			Limits		Unit
		<u>2</u> /	T <sub>A</sub> =	= 25°C	-55°C ≤ T <sub>4</sub>	、≤ +125°C	
		unless otherwise specified	Min	Max	Min	Max	
		DUAL SUPPLY					
Analog switch							
Analog signal range		V <sub>DD</sub> = +4.5 V, V <sub>SS</sub> = -4.5 V			V <sub>SS</sub>	V <sub>DD</sub>	V
On resistance	Ron	$V_{\rm S}$ = ±4.5 V, $I_{\rm DS}$ = -10 mA		6.5		10	Ω
		See figure 5					
R <sub>ON</sub> Match between channels	$\Delta R_{ON}$	$V_{\rm S}$ = ±4.5 V, I <sub>DS</sub> = -10 mA		1.1		1.45	
On resistance flatness	R <sub>FLAT (ON)</sub>	V <sub>S</sub> = ±3.3 V, I <sub>DS</sub> = -10 mA		1.35		1.6	
<b>Leakage currents</b> $(V_{DD} = +5)$ .	5 V, V <sub>SS</sub> = -{	5.5 V)					
Source off leakage,	I <sub>S</sub> (Off)	$V_{\rm S}$ = ±4.5 V, $V_{\rm D}$ = ±4.5 V,		±0.25		±3	nA
		See figure 6					
Channel On leakage,	I <sub>D</sub> , I <sub>S</sub>	$V_{\rm S} = V_{\rm D} = \pm 4.5  \rm V,$		±0.25		±25	
	(On)	See figure 7				Max V <sub>DD</sub> 10 1.45 1.6 ±3 ±25 0.8 ±0.1 390 135 1.0	
Digital inputs							
Input high voltage	V <sub>INH</sub>				2.4		V
Input low voltage	V <sub>INL</sub>					0.8	
Input current,	$I_{NL}$ or $I_{NH}$	$V_{IN} = V_{INL}$ or $V_{INH}$	0.0	5 TYP		±0.1	μA
Digital input capacitance	CIN		2	TYP			pF
Dynamic characteristic <u>3</u> /							
t <sub>ON</sub>		$R_L = 300 \Omega, C_L = 35 pF,$		220		390	ns
t <sub>OFF</sub>		$V_{\rm S}$ = 3.3 V, See figure 8		75		135	
Break before make time delay	t <sub>ввм</sub>	$R_L = 300 \Omega, C_L = 35 pF,$	70	TYP	10		
-		$V_{S1} = V_{S2} = 3.3 V$ , See figure 9					
Charge injection		$V_{\rm S}$ -= 0 V, $R_{\rm S}$ = 0 $\Omega$ , $C_{\rm L}$ = 1 nF, See figure 10	6	TYP			рС
Off isolation		$R_L = 50 \Omega$ , $C_L = 5 pF$ , f = 1 MHz, See figure 11	- 67	7 TYP			dB
Channel to channel crosstalk		$R_L = 50 \Omega$ , $C_L = 5 pF$ , f = 1 MHz, See figure 12	- 67	7 TYP			
Bandwidth -3 dB		$R_L = 50 \Omega$ , $C_L = 5 pF$ , See figure 13	190	) TYP			MHz
C <sub>S</sub> (Off)		f = 1 MHz	25	TYP			pF
C <sub>D</sub> , C <sub>S</sub> (On)		]	95	TYP			•
Power requirements $(V_{DD} = +)$	5.5 V, V <sub>SS</sub> =	-5.5 V)	•		•	•	
I <sub>DD</sub>		Digital inputs = 0 V or 5.5 V	0.00	1 TYP		1.0	μA
I <sub>SS</sub>			0.00	)1 TYP		1.0	μA

# TABLE I. Electrical performance characteristics. 1/

See footnotes at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/11608</b>
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 5

Test	Symbol	Test conditions			Limits		
		<u>2</u> /	T <sub>A</sub> =	= 25°C	-55°C ≤ T <sub>4</sub>	√ ≤ +125°C	
		unless otherwise specified	Min	Max	Min	Max	
		SINGLE SUPPLY					
Analog switch							
Analog signal range		$V_{DD}$ = +4.5 V, $V_{SS}$ = -0 V			0	V <sub>DD</sub>	V
On resistance	Ron	$V_{\rm S}$ = 0 V to 4.5 V, $I_{\rm DS}$ = -10 mA		10		14	Ω
		See figure 5					
R <sub>ON</sub> Match between channels	$\Delta R_{ON}$	$V_{\rm S}$ = 0 V to 4.5 V, $I_{\rm DS}$ = -10 mA		1.1		1.4	
On resistance flatness	R <sub>FLAT (ON)</sub>	$V_{\rm S}$ =1.5 V to 3.3 V, $I_{\rm DS}$ = -10 mA	0.5	5 TYP		1.4	
<b>Leakage currents</b> $(V_{DD} = +5)$ .	5 V)				-		
Source off leakage,	I <sub>S</sub> (Off)	$V_{\rm S}$ = 1 V/4.5 V, $V_{\rm D}$ = 4.5 V/1 V,		±0.25		±3	nA
		See figure 6					
Channel On leakage,	I <sub>D</sub> , I <sub>S</sub>	$V_{\rm S} = V_{\rm D} = \pm 4.5  \rm V,$		±0.25		±25	
	(On)	See figure 7			14 1.4 1.4 ±3		
Digital inputs			-				
Input high voltage	VINH				2.4		V
Input low voltage	V <sub>INL</sub>					0.8	
Input current,	$I_{NL}$ or $I_{NH}$	$V_{IN} = V_{INL}$ or $V_{INH}$	0.0	5 TYP		±0.1	μA
Digital input capacitance	CIN		2	TYP			pF
Dynamic characteristic <u>3</u> /							
t <sub>ON</sub>		$R_L = 300 \Omega, C_L = 35 pF,$		120		215	ns
t <sub>OFF</sub>		$V_{\rm S}$ = 3.3 V, See figure 8		75		105	
Break before make time delay	t <sub>BBM</sub>	$R_L = 300 \Omega, C_L = 35 pF,$	40	TYP	10		
		$V_{S1} = V_{S2} = 3.3 V$ , See figure 9					
Charge injection		$V_{\rm S}$ -= 0 V, $R_{\rm S}$ = 0 $\Omega$ , $C_{\rm L}$ = 1 nF, See figure 10	11(	) TYP			рС
Off isolation		$R_L = 50 \Omega$ , $C_L = 5 pF$ , f = 1 MHz, See figure 11	- 67 TYP				dB
Channel to channel crosstalk		$R_L = 50 \Omega$ , $C_L = 5 pF$ , f = 1 MHz, See figure 12	- 67	7 TYP			
Bandwidth -3 dB		$R_L = 50 \Omega$ , $C_L = 5 pF$ , See figure 13	190	) TYP			MHz
C <sub>S</sub> (Off)		f = 1 MHz	25	TYP			pF
C <sub>D</sub> , C <sub>S</sub> (On)			95	TYP			-
Power requirements $(V_{DD} = +$	5.5 V)	•	-				
I <sub>DD</sub>	*	Digital inputs = 0 V or 5.5 V	0.00	1 TYP		1.0	μA

# TABLE I. Electrical performance characteristics Continued. 1/

Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the 1/ specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

<u>2</u>/ <u>3</u>/  $V_{DD} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ , GND = 0 V,  $-55^{\circ}C \le T_A \le 125^{\circ}C$ , unless otherwise noted.

Guaranteed by design, not subject to production test.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 6





Dimensions					
Symbol	Millim	eters	Symbol	Millim	neters
	Min	Max		Min	Max
А	0.90	1.30	E	1.50	1.70
A1	0.05	0.15	E1	2.60	3.00
A2	0.95	1.45	е	0.65 BSC	
b	0.22	0.38	L	0.30	0.60
С	0.08	0.22	L1	0.60 BSC	
D	2.80	3.00			

FIGURE 1. Case outline.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 7

Case outline X

Pin No.	Mnemonic	Description
1	D	Drain terminal. Can be an input or output
2	S1	Source terminal. Can be an input or output
3	GND	Ground (0 V) reference.
4	V <sub>DD</sub>	Most positive power supply
5	NC	No connect. Not internal connected.
6	IN	Logic control input
7	V <sub>SS</sub>	Most negative power supply. This pin is only used in dual supply applications and should be tied to ground in single supply applications.
8	S2	Source terminal. can be an input or output

FIGURE 2. Terminal connections.



FIGURE 3. Functional block diagram.

IN	Switch S1	Switch S2
0	On	Off
1	Off	On

FIGURE 4. Truth table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/11608</b>
COLUMBUS, OHIO	A	16236	
		REV	PAGE 8



FIGURE 5. ON Resistance.

FIGURE 6. OFF leakage.

FIGURE 7. ON Leakage.



FIGURE 8. Switching times.





DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/11608</b>
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 9



FIGURE 10. Charge injection.



FIGURE 11. Off isolation.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. V62/11608
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 10



CHANNEL-TO-CHANNEL CROSSTALK = 20  $\log \frac{V_{OUT}}{V_{S}}$ 

FIGURE 12. Channel to channel crosstalk.



FIGURE 13. Bandwidth.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/11608</b>
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 11

### 4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

#### 5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

### 6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item.

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Vendor part number
V62/11608-01XE	24355	ADG619SRJZ-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

CAGE code

24355

Source of supply

Analog Devices Rt 1 Industrial Park PO Box 9106 Norwood, MA 02062 Point of contact: 7910 Triad Center Drive Greensboro, NC 27409-9605

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/11608</b>
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 12