# 8 Channel Signal Retimer for 8.0Gps, 5.0Gbps and 2.5Gbps PCle®

## 89HT0808P Product Brief

### **Device Overview**

The 89HT0808P (T0808P) is a Signal Retimer/Conditioner used to improve signal integrity for enhancing system performance and reliability across long PCB traces or cables. It removes both random and deterministic jitter from the input signal eliminating inter-symbol interference, and resets the output jitter budget. It provides eight differential, 8Gbps PCIe Express® 3.0 channels, supporting up to 4 full lanes. The Retimer also fully supports PCIe Express 5Gbps and 2.5Gbps features. The T0808P is targeted to meet the high-performance needs of PCIe® Gen 3/2/1 applications.

DT

## Applications

- Computing and Storage
- Consumer Electronics and Communications

### **Features**

- High Performance Retimer
  - Eliminates random input jitter
  - Eliminates deterministic ISI jitter
  - Compensates for PCB trace and cable attenuations
  - Performance and power tunable for each data rate
  - Wide swing, transmit driver offers up to 8dB of transmit deemphasis to meet the needs of the most challenging of backplanes
  - Multi-stage equalizer: CTLE and 5 tap DFE
  - Fast acquisition PLL for L0s exit
  - SERDES Rx eye generation (on-chip)
- PCIe Standards and Compatibility
- PCI Express Base Specification 3.0 compliant
- PCI Express Base Specification 2.1 compliant
- Power Management
- Low power
- Supports the following optional PCI Express features
  - · LOs ASPM
  - L1 ASPM
- Hot Plug Support
- SerDes Power Savings
- Supports low swing (half-swing) SerDes operation
- SerDes associated with unused lanes are placed in a low power state automatically
- Link Configurability
- Links can be configured with 1x4, 1x1, 2x1
- Automatic per port link width negotiation (e.g., a x4 port can link train to x4 or x1)
- Per-lane SerDes configuration
  - De-emphasis, receive equalization, drive strength

#### Clocking

- Uses standard 100 MHz PCIe reference clock
- SSCLK (Spread Spectrum Clocking) supported with common clock configuration
- Non-SSCLK supported with common and non-common clock configuration

#### I<sup>2</sup>C Interface

- Dedicated master interface
  - External EEPROM configuration loading
- Dedicated slave interface
  - Configuration loading
  - Writing new or initial image into external EEPROM
  - · Expose internal global CSR space to system controller

#### Reliability, Availability and Serviceability (RAS)

- Physical layer error checking and accounting
- End-to-end data path parity protection
- Checksum Serial EEPROM content protected
- Test and Debug
- Per link/lane error diagnostic registers
- All registers accessible from I<sup>2</sup>C or JTAG port
- SerDes test modes
- Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG
  Several loopback modes
- Packaged in a 9x9mm, 100-pin BGA, 0.8mm ball spacing

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

### Applications

IDT's Retimer products fit into server, storage, and blade products.



#### **Improving Signal Integrity with IDT Retimers**



#### No Retimer



With IDT Retimer

Example Eye diagram FR4 and PRBS patterns

#### NOT AN OFFER FOR SALE

The information presented herein is subject to a Non-Disclosure Agreement and is for planning purposes only. Nothing contained in this presentation, whether verbal or written, is intended as, or shall have the effect of, a sale or an offer for sale that creates a contractual power of acceptance.



**CORPORATE HEADQUARTERS** 6024 Silver Creek Valley Road San Jose, CA 95138

#### for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: email: siphelp@idt.com phone: 408-284-8208

