

Wide V_{IN} 1.2A Synchronous Buck Regulator

ISL854102

The <u>ISL854102</u> is a 1.2A synchronous buck regulator with an input range of 3V to 40V. It provides an easy to use, high efficiency, low BOM count solution for a variety of applications.

The ISL854102 integrates both high-side and low-side NMOS FETs and features a PFM mode for improved efficiency at light loads. This feature can be disabled if a forced PWM mode is desired. The part switches at a default frequency of 500kHz, however, may also be programmed using an external resistor from 300kHz to 2MHz. The ISL854102 has the ability to utilize internal or external compensation. By integrating both NMOS devices and providing internal configuration options, minimal external components are required, reducing BOM count and complexity of design.

With the wide V_{IN} range and reduced BOM, the part provides an easy to implement design solution for a variety of applications while giving superior performance. It will provide a very robust design for high voltage industrial applications as well as an efficient solution for battery powered applications.

The part is available in a small Pb-free 4mmx3mm DFN plastic package with a full-range industrial temperature of -40 $^{\circ}$ C to +125 $^{\circ}$ C.

Features

- · Wide input voltage range 3V to 40V
- · Synchronous operation for high efficiency
- · No compensation required
- Integrated high-side and low-side NMOS devices
- · Selectable PFM or forced PWM mode at light loads
- Internal fixed (500kHz) or adjustable switching frequency 300kHz to 2MHz
- · Continuous output current up to 1.2A
- · Internal or external soft-start
- · Minimal external components required
- · Power-good and enable functions available

Applications

- · Industrial control
- Medical devices
- Portable instrumentation
- · Distributed power supplies
- · Cloud infrastructure




FIGURE 1. TYPICAL APPLICATION





FIGURE 2. EFFICIENCY vs LOAD, PFM, V_{OUT} = 5V, L_1 = 22 μ H

Table of Contents

Pin Configuration	з
Pin Descriptions	3
Typical Application Schematics	. 4
Functional Block Diagram	5
Ordering Information	5
Absolute Maximum Ratings	6
Thermal Information	6
Recommended Operating Conditions	6
Electrical Specifications	6
Efficiency Curves	8
Measurements	9
Detailed Description	. 12
Power-On Reset Soft-Start. Power-Good PWM Control Scheme Light Load Operation. Output Voltage Selection	. 12 . 12 . 13
Protection Features	13
Overcurrent Protection Negative Current Limit Over-Temperature Protection Boot Undervoltage Protection	. 14 . 14
Application Guidelines	. 14
Simplifying the Design Operating Frequency Synchronization Control Output Inductor Selection Buck Regulator Output Capacitor Selection Loop Compensation Design	. 14 . 14 . 14
Layout Considerations	. 17
Revision History	. 18
About Intersil	. 18
Package Outline Drawing	. 19

Pin Configuration

ISL854102 (12 LD 4x3 DFN) TOP VIEW



Pin Descriptions

PIN NUMBER	SYMBOL	PIN DESCRIPTION	
1	SS	The SS pin controls the soft-start ramp time of the output. A single capacitor from the SS pin to ground determines the output ramp rate. See "Soft-Start" on page 12 for soft-start details. If the SS pin is tied to VCC, an internal soft-start of 2ms will be used.	
2	SYNC	Synchronization and light load operational mode selection input. Connect to logic high or VCC for PWM mode. Connect to logic low or ground for PFM mode. Logic ground enables the IC to automatically choose PFM or PWM operation. Connect to an external clock source for synchronization with positive edge trigger. Sync source must be higher than the programmed IC frequency. There is an internal 5MΩ pull-down resistor to prevent an undefined logic state if SYNC is left floating.	
3	воот	Floating bootstrap supply pin for the power MOSFET gate driver. The bootstrap capacitor provides the necessary charge to turn on the internal N-Channel MOSFET. Connect an external 100nF capacitor from this pin to PHASE.	
4	4 VIN The input supply for the power stage of the regulator and the source for the internal Place a minimum of 4.7µF ceramic capacitance from VIN to GND and close to the Id		
5	PHASE	Switch node output. It connects the switching FETs with the external output inductor.	
6	PGND	Power ground connection. Connect directly to the system GND plane.	
7			
8			
9	vcc	Output of the internal 5V linear bias regulator. Decouple to PGND with a 1µF ceramic capacitor at the pin.	
10	FB	Feedback pin for the regulator. FB is the inverting input to the voltage loop error amplifier. COMP is the output of the error amplifier. The output voltage is set by an external resistor divider connected to FB. In addition, the PWM regulator's power-good and UVLO circuits use FB to monitor the regulator output voltage	
11	COMP	COMP is the output of the error amplifier. When it is tied to VCC, internal compensation is used. When only an RC network is connected from COMP to GND, external compensation is used. See "Loop Compensation Design" on page 15 for more details.	
12	FS	Frequency selection pin. Tie to VCC for 500kHz switching frequency. Connect a resistor to GND for adjustable frequency from 300kHz to 2MHz.	
EPAD	GND	Signal ground connections. Connect to application board GND plane with at least 5 vias. All voltage levels are measured with respect to this pin. The EPAD MUST NOT float.	

Submit Document Feedback 3 intersil 5N8870.0 July 1, 2016

Typical Application Schematics




FIGURE 3. INTERNAL DEFAULT PARAMETER SELECTION




FIGURE 4. USER PROGRAMMABLE PARAMETER SELECTION

TABLE 1. EXTERNAL COMPONENT SELECTION

V _{OUT} (V)	L ₁ (µH)	C _{OUT} (µF)	R ₂ (kΩ)	R ₃ (kΩ)	C _{FB} (pF)	R _{FS} (kΩ)	R _{COMP} (kΩ)	C _{COMP} (pF)
12	22	2 x 22	90.9	4.75	22	115	150	470
5	22	47 + 22	90.9	12.4	27	DNP (Note 1)	100	470
3.3	22	47 + 22	90.9	20	27	DNP (Note 1)	100	470
2.5	22	47 + 22	90.9	28.7	27	DNP (Note 1)	100	470
1.8	12	47 + 22	90.9	45.5	27	DNP (Note 1)	70	470

NOTE:

1. Connect FS to VCC.

Submit Document Feedback 4 intersil 5 FN8870.0 July 1, 2016

Functional Block Diagram




FIGURE 5. FUNCTIONAL BLOCK DIAGRAM

Ordering Information

PART NUMBER	PART	TEMP. RANGE (°C)	PACKAGE	PKG.	
(Notes 2, 3, 4)	MARKING		(RoHS Compliant)	DWG. #	
ISL854102FRZ	54102FRZ 4102		12 Ld DFN	L12.4x3	

NOTES:

- 2. Add "-T" suffix for 6k unit or "-T7A" suffix for 250 unit Tape and Reel options. Please refer to TB347 for details on reel specifications.
- 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. For Moisture Sensitivity Level (MSL), please see device information page for ISL854102. For more information on MSL please see techbrief TB363.

TABLE 2. KEY DIFFERENCES BETWEEN FAMILY OF PARTS

PART NUMBER	INPUT VOLTAGE (V)	OUTPUT CURRENT	COMPENSATION	SWITCHING FREQUENCY	EXT SYNC	SOFT-START
ISL85412	3.5 to 40	150mA	Internal Only	Internal 700kHz	No	Internal
ISL85413	3.5 to 40	300mA	Internal Only	Internal 700kHz	No	Internal
ISL85415	3 to 36	500mA	Internal/External	Internal 500kHz/external 300kHz to 2MHz	Yes	Internal/External
ISL85418	3 to 40	800mA	Internal/External	Internal 500kHz/external 300kHz to 2MHz	Yes	Internal/External
ISL85410	3 to 40	1A	Internal/External	Internal 500kHz/external 300kHz to 2MHz	Yes	Internal/External
ISL854102	3 to 40	1.2A	Internal/External	Internal 500kHz/external 300kHz to 2MHz	Yes	Internal/External

Submit Document Feedback 5 Intersil* FN8870.0
July 1, 2016

Absolute Maximum Ratings

VIN to GND0.3V to +43V
PHASE to GND0.3V to VIN + 0.3V (DC)
PHASE to GND2V to +44V (20ns)
EN to GND0.3V to +43V
BOOT to PHASE0.3V to +5.5V
COMP, FS, PG, SYNC, SS, VCC to GND0.3V to +5.9V
FB to GND0.3V to +2.95V
ESD Rating
Human Body Model (Tested per JESD22-A114)2kV
Charged Device Model (Tested per JESD22-C101E)
Latch-Up (Tested per JESD-78A; Class 2, Level A) 100mA

Thermal Information

Thermal Resistance	θ_{JA} (°C/W)	θ _{JC} (°C/W)
DFN Package (Notes 5, 6)	42	4.5
Maximum Junction Temperature (Plastic Pac	kage)	+150°C
Maximum Storage Temperature Range	6	5°C to +150°C
Ambient Temperature Range	4	0°C to +125°C
Pb-Free Reflow Profile		see <u>TB493</u>

Recommended Operating Conditions

Junction Temperature40°	C to +125°C
Supply Voltage	.+3V to +40V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES

- 5. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379 for details.
- 6. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications $T_A = -40 \,^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$, $V_{\text{IN}} = 3V$ to 40V, unless otherwise noted. Typical values are at $T_A = +25 \,^{\circ}\text{C}$. **Boldface** limits apply across the junction temperature range, -40 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (<u>Note 9</u>)	TYP	MAX (Note 9)	UNIT
SUPPLY VOLTAGE			<u> </u>	1	-1	<u>I</u>
V _{IN} Voltage Range	V _{IN}		3		40	V
V _{IN} Quiescent Supply Current	IQ	V _{FB} = 0.7V, SYNC = 0V, f _{SW} = V _{CC}		80		μΑ
V _{IN} Shutdown Supply Current	I _{SD}	EN = OV, V _{IN} = 40V (<u>Note 7</u>)		2	4	μΑ
V _{CC} Voltage	v _{cc}	V _{IN} = 6V, I _{OUT} = 0 to 10mA	4.5	5.1	5.7	٧
POWER-ON RESET	1			I .	-11	1
V _{CC} POR Threshold		Rising edge		2.75	2.95	V
		Falling edge	2.35	2.6		٧
OSCILLATOR	"			I		
Nominal Switching Frequency	f _{SW}	FS pin = V _{CC}	430	500	570	kHz
		Resistor from FS pin to GND = $340k\Omega$	240	300	360	kHz
		Resistor from FS pin to GND = $32.4k\Omega$		2000		kHz
Minimum Off-Time	t _{OFF}	V _{IN} = 3V		150		ns
Minimum On-Time	t _{ON}	(Note 10)		90		ns
FS Voltage	V _{FS}	R _{FS} = 100kΩ	0.39	0.4	0.41	٧
Synchronization Frequency	SYNC		300		2000	kHz
SYNC Pulse Width			100			ns
ERROR AMPLIFIER		1		<u>I</u>		
Error Amplifier Transconductance Gain	g _m	External compensation	165	230	295	μ A /V
		Internal compensation		50		μ A /V
FB Leakage Current		V _{FB} = 0.6V		1	150	nA
Current Sense Amplifier Gain	R _T		0.46	0.5	0.54	V/A
FB Voltage		T _A = -40 °C to +85 °C	0.590	0.599	0.606	V
		T _A = -40 ° C to +125 ° C	0.590	0.599	0.607	٧

Submit Document Feedback 6 Intersil* FN8870.0
July 1, 2016

Electrical Specifications $T_A = -40 \,^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$, $V_{\text{IN}} = 3\text{V}$ to 40V, unless otherwise noted. Typical values are at $T_A = +25 \,^{\circ}\text{C}$. **Boldface limits apply across the junction temperature range, -40 ^{\circ}\text{C} to +125 ^{\circ}\text{C} (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (<u>Note 9</u>)	TYP	MAX (Note 9)	UNIT
POWER-GOOD	'				'	
Lower PG Threshold - VFB Rising				90	94	%
Lower PG Threshold - VFB Falling			82.5	86		%
Upper PG Threshold - VFB Rising				116.5	120	%
Upper PG Threshold - VFB Falling			107	112		%
PG Propagation Delay		Percentage of the soft-start time		10		%
PG Low Voltage		I _{SINK} = 3mA, EN = V _{CC} , VFB = 0V		0.05	0.3	٧
TRACKING AND SOFT-START		1	1			
Soft-Start Charging Current	I _{SS}		4.2	5.5	6.5	μA
Internal Soft-Start Ramp Time		EN/SS = V _{CC}	1.5	2.4	3.4	ms
FAULT PROTECTION		1	1			
Thermal Shutdown Temperature	T _{SD}	Rising threshold		150		°C
	T _{HYS}	Hysteresis		20		°C
Current Limit Blanking Time	tocon			17		Clock pulses
Overcurrent and Auto Restart Period	tocoff			8		SS cycle
Positive Peak Current Limit	I _{PLIMIT}	(<u>Note 8</u>)	1.4	1.6	1.8	Α
PFM Peak Current Limit	I _{PK_PFM}		0.34	0.4	0.5	Α
Zero Cross Threshold				15		mA
Negative Current Limit	I _{NLIMIT}	(Note 8)	-0.67	-0.6	-0.53	Α
POWER MOSFET		ı				
High-Side	R _{HDS}	I _{PHASE} = 100mA, V _{CC} = 5V		250	350	mΩ
Low-Side	R _{LDS}	I _{PHASE} = 100mA, V _{CC} = 5V		90	130	mΩ
PHASE Leakage Current		EN = PHASE = 0V			300	nA
PHASE Rise Time	t _{RISE}	V _{IN} = 40V		10		ns
EN/SYNC			1			
Input Threshold		Falling edge, logic low	0.4	1		V
		Rising edge, logic high		1.2	1.4	V
EN Logic Input Leakage Current		EN = 0V/40V	-0.5		0.5	μΑ
SYNC Logic Input Leakage Current		SYNC = 0V		10	100	nA
		SYNC = 5V		1.0	1.55	μA

NOTES:

- 7. Test Condition: V_{IN} = 40V, FB forced above regulation point (0.6V), no switching and power MOSFET gate charging current not included.
- 8. Established by both current sense amplifier gain test and current sense amplifier output test at $I_L = 0A$.
- 9. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 10. Minimum On-Time required to maintain loop stability.

Efficiency Curves f_{SW} = 500kHz, T_A = +25°C




FIGURE 6. EFFICIENCY vs LOAD, PFM, V_{OUT} = 5V, L_1 = 22 μ H

100

95

90

85

80

75

70


65

60

55

50

EFFICIENCY (%)



VIN=24V

1 1.1 1.2

FIGURE 8. EFFICIENCY vs LOAD, PFM, $V_{OUT} = 3.3V$, $L_1 = 22\mu H$

OUTPUT LOAD (A)

0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9




FIGURE 10. V_{OUT} REGULATION vs LOAD, PFM, $V_{OUT} = 5V$,




FIGURE 7. EFFICIENCY vs LOAD, PWM, V_{OUT} = 5V, L_1 = 22 μ H,




FIGURE 9. EFFICIENCY vs LOAD, PWM, V_{OUT} = 3.3V, L_1 = 22 μ H





FIGURE 11. V_{OUT} REGULATION vs LOAD, PWM, V_{OUT} = 5V

Efficiency Curves $f_{SW} = 500 \text{kHz}, T_A = +25 ^{\circ} \text{C (Continued)}$




3.350 VIN=12V 3.347 VIN=15V 3.344 VIN=24V OUTPUT VOLTAGE (V) 3.341 VIN=33V 3.338 3.335 3.332 3.329 3.326 3.323 3.320 0.6 0.8 1.2 OUTPUT LOAD (A)

FIGURE 12. V_{OUT} REGULATION vs LOAD, PFM, V_{OUT} = 3.3V

FIGURE 13. V_{OUT} REGULATION vs LOAD vs LOAD, PWM, $V_{OUT} = 3.3V$

$\label{eq:fsw} \textbf{Measurements} \quad f_{SW} = 500 \text{kHz}, \, V_{IN} = 24 \text{V}, \, V_{OUT} = 3.3 \text{V}, \, T_A = +25 \,^{\circ}\text{C}$







FIGURE 14. START-UP AT NO LOAD, PFM

FIGURE 15. START-UP AT NO LOAD, PWM






FIGURE 16. SHUTDOWN AT NO LOAD, PFM

FIGURE 17. SHUTDOWN AT NO LOAD, PWM

Measurements $f_{SW} = 500 \text{kHz}, V_{IN} = 24 \text{V}, V_{OUT} = 3.3 \text{V}, T_A = +25 ^{\circ}\text{C}$ (Continued)




FIGURE 18. START-UP AT 1.2A




FIGURE 19. SHUTDOWN AT 1.2A




FIGURE 20. STEADY STATE AT NO LOAD, PFM




FIGURE 21. STEADY STATE AT NO LOAD, PWM




FIGURE 22. STEADY STATE AT 1.2A LOAD




FIGURE 23. LIGHT LOAD OPERATION AT 20mA, PFM

Measurements $f_{SW} = 500 \text{kHz}, V_{IN} = 24 \text{V}, V_{OUT} = 3.3 \text{V}, T_A = +25 ^{\circ}\text{C}$ (Continued)




FIGURE 24. LIGHT LOAD OPERATION AT 20mA




FIGURE 25. LOAD TRANSIENT, PFM




FIGURE 26. LOAD TRANSIENT, PWM




FIGURE 27. OVERCURRENT PROTECTION, PWM




FIGURE 28. OVERCURRENT PROTECTION HICCUP, PWM




FIGURE 29. SYNC AT 1.2A LOAD, PWM

Submit Document Feedback 11 intersil FN8870.0
July 1, 2016

Measurements $f_{SW} = 500 \text{kHz}$, $V_{IN} = 24 \text{V}$, $V_{OUT} = 3.3 \text{V}$, $T_A = +25 \,^{\circ}\text{C}$ (Continued)




FIGURE 30. NEGATIVE CURRENT LIMIT, PWM




FIGURE 31. NEGATIVE CURRENT LIMIT RECOVERY, PWM

Detailed Description

The ISL854102 combines a synchronous buck PWM controller with integrated power switches. The buck controller drives internal high-side and low-side N-channel MOSFETs to deliver load current up to 1.2A. The buck regulator can operate from an unregulated DC source, such as a battery, with a voltage ranging from +3V to +40V. An internal LDO provides bias to the low voltage portions of the IC.

Peak current mode control is utilized to simplify feedback loop compensation and reject input voltage variation. User selectable internal feedback loop compensation further simplifies design. The ISL854102 switches at a default of 500kHz.

The buck regulator is equipped with an internal current sensing circuit and the peak current limit threshold is typically set at 1.6A.

Power-On Reset

The ISL854102 automatically initializes upon receipt of the input power supply and continually monitors the EN pin state. If EN is held below its logic rising threshold, the IC is held in shutdown and consumes typically 2µA from the V_{IN} supply. If EN exceeds its logic rising threshold, the regulator will enable the bias LDO and begins to monitor the VCC pin voltage. When the VCC pin voltage clears its rising POR threshold, the controller will initialize the switching regulator circuits. If V_{CC} never clears the rising POR threshold, the controller will not allow the switching regulator to operate. If V_{CC} falls below its falling POR threshold while the switching regulator is operating, the switching regulator will be shut down until V_{CC} returns.

Soft-Start

To avoid large inrush current, V_{OUT} is slowly increased at start-up to its final regulated value. Soft-start time is determined by the SS pin connection. If SS is pulled to VCC, an internal 2ms timer is selected for soft-start. For other soft-start times, simply connect a capacitor from SS to GND. In this case, a 5.5μ A current pulls up the SS voltage and the FB pin will follow this ramp until it reaches the 600mV reference level. Soft-start time for this case is described by Equation 1:

Time(ms) =
$$C(nF)*0.109$$
 (EQ. 1)

Power-Good

PG is the open-drain output of a window comparator that continuously monitors the buck regulator output voltage via the FB pin. PG is actively held low when EN is low and during the buck regulator soft-start period. After the soft-start period completes, PG becomes high impedance provided the FB pin is within the range specified in the "Electrical Specifications" on page 7. Should FB exit the specified window, PG will be pulled low until FB returns. Over-temperature faults also force PG low until the fault condition is cleared by an attempt to soft-start. There is an internal $5 \text{M}\Omega$ internal pull-up resistor.

PWM Control Scheme

The ISL854102 employs peak current-mode Pulse-Width Modulation (PWM) control for fast transient response and pulse-by-pulse current limiting, as shown in the <u>"Functional Block Diagram" on page 5</u>. The current loop consists of the current sensing circuit, slope compensation ramp, PWM comparator, oscillator and latch. Current sense transresistance is typically 500mV/A and slope compensation rate, Se, is typically 450mV/T, where T is the switching cycle period. The control reference for the current loop comes from the error amplifier's output (V_{COMP}).

A PWM cycle begins when a clock pulse sets the PWM latch and the upper FET is turned on. Current begins to ramp up in the upper FET and inductor. This current is sensed (V_{CSA}), converted to a voltage and summed with the slope compensation signal. This combined signal is compared to V_{COMP} and when the signal is equal to V_{COMP} , the latch is reset. Upon latch reset, the upper FET is turned off and the lower FET turned on allowing current to ramp down in the inductor. The lower FET will remain on until the clock initiates another PWM cycle. Figure 33 on page 13 shows the typical operating waveforms during the PWM operation. The dotted lines illustrate the sum of the current sense and slope compensation signal.

The output voltage is regulated as the error amplifier varies V_{COMP} and thus varies the output inductor current. The error amplifier is a transconductance type and its output (COMP) is terminated with a series RC network to GND. This termination is internal (150k/54pF) if the COMP pin is tied to VCC. Additionally, the transconductance for COMP = V_{CC} is $50\mu A/V$ vs $230\mu A/V$ for external RC connection. Its noninverting input is internally connected to a 600mV reference voltage and its inverting input is




FIGURE 32. DCM MODE OPERATION WAVEFORMS

connected to the output voltage via the FB pin and its associated divider network.




FIGURE 33. PWM OPERATION WAVEFORMS

Light Load Operation

At light loads, converter efficiency may be improved by enabling variable frequency operation (PFM). Connecting the SYNC pin to GND will allow the controller to choose such operation automatically when the load current is low. Figure 32 shows the DCM operation. The IC enters the DCM mode of operation when 8 consecutive cycles of inductor current crossing zero are detected. This corresponds to a load current equal to 1/2 the peak-to-peak inductor ripple current and set by Equation 2:

$$I_{OUT} = \frac{V_{OUT}(1-D)}{2Lf_{SW}}$$
 (EQ. 2)

Where D = duty cycle, f_{SW} = switching frequency, L = inductor value, I_{OUT} = output loading current, V_{OUT} = output voltage.

While operating in PFM mode, the regulator controls the output voltage with a simple comparator and pulsed FET current. A comparator signals the point at which FB is equal to the 600mV reference at which time the regulator begins providing pulses of current until FB is moved above the 600mV reference by 1%. The current pulses are approximately 300mA and are issued at a frequency equal to the converters programmed PWM operating frequency.

Due to the pulsed current nature of PFM mode, the converter can supply limited current to the load. Should load current rise beyond the limit, VOLIT will begin to decline. A second comparator signals an FB voltage 1% lower than the 600mV reference and forces the converter to return to PWM operation.

Output Voltage Selection

The regulator output voltage is easily programmed using an external resistor divider to scale V_{OUT} relative to the internal reference voltage. The scaled voltage is applied to the inverting input of the error amplifier; refer to Figure 34.

The output voltage programming resistor, R₃, depends on the value chosen for the feedback resistor, $\mathbf{R}_{\mathbf{2}}$, and the desired output voltage, V_{OUT} , of the regulator. Equation 3 describes the relationship between V_{OUT} and resistor values.

$$R_3 = \frac{R_2 x 0.6 V}{V_{OUT} - 0.6 V} \tag{EQ. 3}$$

If the desired output voltage is 0.6V, then R₃ is left unpopulated and R_2 is 0Ω .




FIGURE 34. EXTERNAL RESISTOR DIVIDER

Protection Features

The ISL854102 is protected from overcurrent, negative overcurrent and over-temperature. The protection circuits operate automatically.

Overcurrent Protection

During PWM on-time, current through the upper FET is monitored and compared to a nominal 1.6A peak overcurrent limit. In the event that current reaches the limit, the upper FET will be turned

off until the next switching cycle. In this way, FET peak current is always well limited.

If the overcurrent condition persists for 17 sequential clock cycles, the regulator will begin its hiccup sequence. In this case, both FETs will be turned off and PG will be pulled low. This condition will be maintained for 8 soft-start periods after which the regulator will attempt a normal soft-start.

Should the output fault persist, the regulator will repeat the hiccup sequence indefinitely. There is no danger even if the output is shorted during soft-start.

If V_{OUT} is shorted very quickly, FB may collapse below 5/8^{ths} of its target value before 17 cycles of overcurrent are detected. The ISL854102 recognizes this condition and will begin to lower its switching frequency proportional to the FB pin voltage. This insures that under no circumstance (even with VOIIT near OV) will the inductor current run away.

Negative Current Limit

Should an external source somehow drive current into V_{OUT}, the controller will attempt to regulate VOUT by reversing its inductor current to absorb the externally sourced current. In the event that the external source is low impedance, current may be reversed to unacceptable levels and the controller will initiate its negative current limit protection. Similar to normal overcurrent, the negative current protection is realized by monitoring the current through the lower FET. When the valley point of the inductor current reaches negative current limit, the lower FET is turned off and the upper FET is forced on until current reaches the Positive current limit or an internal clock signal is issued. At this point, the lower FET is allowed to operate. Should the current again be pulled to the negative limit on the next cycle, the upper FET will again be forced on and current will be forced to 1/6th of the positive current limit. At this point the controller will turn off both FETs and wait for COMP to indicate return to normal operation. During this time, the controller will apply a 100Ω load from PHASE to PGND and attempt to discharge the output. Negative current limit is a pulse-by-pulse style operation and recovery is automatic.

Over-Temperature Protection

Over-temperature protection limits maximum junction temperature in the ISL854102. When junction temperature (T_I) exceeds +150°C, both FETs are turned off and the controller waits for the temperature to decrease by approximately 20°C. During this time PG is pulled low. When temperature is within an acceptable range, the controller will initiate a normal soft-start sequence. For continuous operation, the +125°C junction temperature rating should not be exceeded.

Boot Undervoltage Protection

If the boot capacitor voltage falls below 1.8V, the boot undervoltage protection circuit will turn on the lower FET for 400ns to recharge the capacitor. This operation may arise during long periods of no switching such as PFM no load situations. In PWM operation near dropout (V_{IN} near V_{OUT}), the regulator may hold the upper FET on for multiple clock cycles. To prevent the boot capacitor from discharging, the lower FET is forced on for approximately 200ns every 10 clock cycles.

Application Guidelines

Simplifying the Design

While the ISL854102 offers user programmed options for most parameters, the easiest implementation with fewest components involves selecting internal settings for SS, COMP and FS. Table 1 on page 4 provides component value selections for a variety of output voltages and will allow the designer to implement solutions with a minimum of effort.

Operating Frequency

The ISL854102 operates at a default switching frequency of 500kHz if the FS pin is tied to VCC. Tie a resistor from the FS pin to GND to program the switching frequency from 300kHz to 2MHz, as shown in Equation 4.

$$R_{FS}[k\Omega] = 108.75k\Omega^*(t - 0.2\mu s)/1\mu s$$
 (EQ. 4)

Where:

t is the switching period in µs.




FIGURE 35. RFS SELECTION vs fSW

Synchronization Control

The frequency of operation can be synchronized up to 2MHz by an external signal applied to the SYNC pin. The rising edge on the SYNC triggers the rising edge of PHASE. To properly synchronize, the external source must be at least 10% greater than the programmed free running IC frequency.

Output Inductor Selection

The inductor value determines the converter's ripple current. Choosing an inductor current requires a somewhat arbitrary choice of ripple current, ΔI . A reasonable starting point is 30% of total load current. The inductor value can then be calculated using Equation 5:

$$L = \frac{V_{IN} - V_{OUT}}{f_{SW} \times \Delta I} \times \frac{V_{OUT}}{V_{IN}}$$
 (EQ. 5)

Increasing the value of inductance reduces the ripple current and thus, the ripple voltage. However, the larger inductance value may reduce the converter's response time to a load transient.

The inductor current rating should be such that it will not saturate in overcurrent conditions. For typical ISL854102 applications, inductor values generally lie in the 10µH to 47µH range. In general, higher VOUT will mean higher inductance.

Buck Regulator Output Capacitor Selection

An output capacitor is required to filter the inductor current. The current mode control loop allows the use of low ESR ceramic capacitors and thus supports very small circuit implementations on the PC board. Electrolytic and polymer capacitors may also be used.

While ceramic capacitors offer excellent overall performance and reliability, the actual in-circuit capacitance must be considered. Ceramic capacitors are rated using large peak-to-peak voltage swings and with no DC bias. In the DC/DC converter application, these conditions do not reflect reality. As a result, the actual capacitance may be considerably lower than the advertised value. Consult the manufacturers datasheet to determine the actual in-application capacitance. Most manufacturers publish capacitance vs DC bias so that this effect can be easily accommodated. The effects of AC voltage are not frequently published, however, an assumption of ~20% further reduction will generally suffice. The result of these considerations may mean an effective capacitance 50% lower than nominal and this value should be used in all design calculations. Nonetheless, ceramic capacitors are a very good choice in many applications due to their reliability and extremely low ESR.

The following equations allow calculation of the required capacitance to meet a desired ripple voltage level. Additional capacitance may be used.

For the ceramic capacitors (low ESR):

$$V_{OUTripple} = \frac{\Delta I}{8*f_{SW}*C_{OUT}}$$
 (EQ. 6)

Where ΔI is the inductor's peak-to-peak ripple current, f_{SW} is the switching frequency and C_{OUT} is the output capacitor.

If using electrolytic capacitors then:

$$V_{OUTripple} = \Delta I * ESR$$
 (EQ. 7)

Loop Compensation Design

When COMP is not connected to VCC, the COMP pin is active for external loop compensation. The ISL854102 uses constant frequency peak current mode control architecture to achieve a fast loop transient response. An accurate current sensing pilot device in parallel with the upper MOSFET is used for peak current control signal and overcurrent protection. The inductor is not considered as a state variable since its peak current is constant. and the system becomes a single order system. It is much easier to design a Type II compensator to stabilize the loop than to implement voltage mode control. Peak current mode control has an inherent input voltage feed-forward function to achieve good line regulation. Figure 36 shows the small signal model of the synchronous buck regulator.




FIGURE 36. SMALL SIGNAL MODEL OF SYNCHRONOUS BUCK REGULATOR




FIGURE 37. TYPE II COMPENSATOR

Figure 37 shows the type II compensator and its transfer function is expressed as shown in Equation 8:

$$A_{v}(S) = \frac{\hat{v}_{COMP}}{\hat{v}_{FB}} = \frac{GM \cdot R_{3}}{(C_{6} + C_{7}) \cdot (R_{2} + R_{3})} \cdot \frac{\left(1 + \frac{S}{\omega_{cz1}}\right)\left(1 + \frac{S}{\omega_{cz2}}\right)}{S\left(1 + \frac{S}{\omega_{cp1}}\right)\left(1 + \frac{S}{\omega_{cp2}}\right)} \tag{E0.8}$$

Where,

$$\omega_{\text{cz1}} = \frac{1}{R_6 C_6}, \ \omega_{\text{cz2}} = \frac{1}{R_2 C_3}, \\ \omega_{\text{cp1}} = \frac{C_6 + C_7}{R_6 C_6 C_7}, \\ \omega_{\text{cp2}} = \frac{R_2 + R_3}{C_3 R_2 R_3}$$

Compensator design goal:

High DC gain

Choose loop bandwidth fc less than 100kHz

Gain margin: >10dB

Phase margin: >40°

The compensator design procedure is as follows:

The loop gain at crossover frequency of f_c has a unity gain. Therefore, the compensator resistance R₆ is determined by Equation 9.

$$R_{6} = \frac{2\pi f_{c} V_{o} C_{o} R_{t}}{GM \cdot V_{FB}} = 22.75 \times 10^{3} \cdot f_{c} V_{o} C_{o}$$
 (EQ. 9)

Where GM is the transconductance, g_{m} , of the voltage error amplifier in each phase. Compensator capacitor ${\bf C}_{\bf 6}$ is then given by Equation 10.

$$C_6 = \frac{R_0 C_0}{R_6} = \frac{V_0 C_0}{I_0 R_6}, C_7 = \max(\frac{R_c C_0}{R_6}, \frac{1}{\pi f_{SW} R_6})$$
 (EQ. 10)

Put one compensator pole at zero frequency to achieve high DC gain, and put another compensator pole at either ESR zero frequency or half switching frequency, whichever is lower in Equation 10. An optional zero can boost the phase margin. ω_{CZ2} is a zero due to R2 and C3.

Put compensator zero 2 to 5 times f_c.

$$C_3 = \frac{1}{\pi f_c R_2}$$
 (EQ. 11)

Example: $V_{IN} = 12V$, $V_{O} = 5V$, $I_{O} = 1.2A$, $f_{SW} = 500$ kHz, $R_2 = 90.9k\Omega$, $C_0 = 22\mu F/5m\Omega$, $L = 39\mu H$, $f_c = 50kHz$, then compensator resistance R₆:

$$R_6 = 22.75 \times 10^3 \cdot 50 \,\text{kHz} \cdot 5 \,\text{V} \cdot 22 \,\mu\text{F} = 125.12 \,\text{k}\Omega$$
 (EQ. 12)

It is acceptable to use $124k\Omega$ as the closest standard value for R₆.


$$C_6 = \frac{5V \cdot 22 \mu F}{1A \cdot 124 k\Omega} = 0.88 nF$$
 (EQ. 13)

$$C_7 = max(\frac{5m\Omega \cdot 22\,\mu\text{F}}{124k\Omega}, \frac{1}{\pi \cdot 500\,\text{kHz} \cdot 124k\Omega}) = (0.88\,\text{pF}, 5.1\,\text{pF}) \tag{EQ. 14}$$

It is also acceptable to use the closest standard values for C₆ and C7. There is approximately 3pF parasitic capacitance from V_{COMP} to GND; Therefore, C_7 is optional. Use $C_6 = 1500$ pF and $C_7 = OPEN.$

$$C_3 = \frac{1}{\pi \cdot 50 \text{kHz} \cdot 90.9 \text{k}\Omega} = 70 \text{pF}$$
 (EQ. 15)

Use C_3 = 68pF. Note that C_3 may increase the loop bandwidth from previous estimated value. Figure 38 shows the simulated voltage loop gain. It is shown that it has a 75kHz loop bandwidth with a 61° phase margin and 6dB gain margin. It may be more desirable to achieve an increased gain margin. This can be accomplished by lowering R₆ by 20% to 30%. In practice, ceramic capacitors have significant derating on voltage and temperature, depending on the type. Please refer to the ceramic capacitor datasheet for more details.






FIGURE 38. SIMULATED LOOP GAIN

Layout Considerations

Proper layout of the power converter will minimize EMI and noise, and insure first pass success of the design. PCB layouts are provided in multiple formats on the Intersil web site. In addition, Figure 39 will make clear the important points in PCB layout. In reality, PCB layout of the ISL854102 is quite simple.

A multilayer printed circuit board with GND plane is recommended. Figure 39 shows the connections of the critical components in the converter. Note that capacitors C_{IN} and C_{OUT} could each represent multiple physical capacitors. The most critical connections are to tie the PGND pin to the package GND pad and then use vias to directly connect the GND pad to the system GND plane. This connection of the GND pad to system plane insures a low impedance path for all return current, as well as an excellent thermal path to dissipate heat. With this connection made, place the high frequency MLCC input capacitor near the VIN pin and use vias directly at the capacitor pad to tie the capacitor to the system GND plane.

The boot capacitor is easily placed on the PCB side opposite the controller IC and 2 vias directly connect the capacitor to BOOT and PHASE.

Place a 1µF MLCC near the VCC pin and directly connect its return with a via to the system GND plane.

Place the feedback divider close to the FB pin and do not route any feedback components near PHASE or BOOT. If external components are used for SS, COMP or FS the same advice applies.




FIGURE 39. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS

Submit Document Feedback 17 intersil FN8870.0

July 1, 2016

Revision History The revision history provided is for informational purposes only and is believed to be accurate, however, not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
July 1, 2016	FN8870.0	Initial Release

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing


L12.4x3


12 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 3, 3/15






TYPICAL RECOMMENDED LAND PATTERN







DETAIL "X"

NOTES:

- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal ± 0.05
- 4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Compliant to JEDEC MO-229 V4030D-4 issue E.

Submit Document Feedback 19 intersil FN8870.0 July 1, 2016