INTEGRATED CIRCUITS



Product specification Replaces datasheet 74ALVC16334 of 2000 Jan 04 IC24 Data Handbook

2000 Mar 14



74ALVC16334A

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- Complies with JEDEC standard no. 8-1A.
- CMOS low power consumption
- Direct interface with TTL levels
- Current drive ± 24 mA at 3.0 V
- MULTIBYTETM flow-through standard pin-out architecture
- Low inductance multiple V_{CC} and GND pins for minimum noise and ground bounce
- Output drive capability 50 Ω transmission lines @ 85°C
- Input diodes to accommodate strong drivers

DESCRIPTION

The 74ALVC16334A is a 16-bit universal bus driver. Data flow is controlled by active low output enable (OE), active low latch enable (LE) and clock inputs (CP).

When $\overline{\text{LE}}$ is LOW, the A to Y data flow is transparent. When $\overline{\text{LE}}$ is HIGH and CP is held at LOW or HIGH, the data is latched; on the LOW to HIGH transient of CP the A-data is stored in the latch/flip-flop.

When \overline{OE} is LOW the outputs are active. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latch/flip-flop.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

PIN CONFIGURATION

	$\neg \neg$	7	
OE	1	48	CP
Y ₁	2	47	A ₁
Y ₂	3	46	A ₂
GND	4	45	GND
		44	
Y ₃	5		A ₃
Y ₄	6	43	A ₄
V _{CC}	7	42	V _{CC}
Y ₅	8	41	A ₅
Y ₆	9	40	A ₆
GND	10	39	GND
Y ₇	11	38	A ₇
Y ₈	12	37	A ₈
Y ₉	13	36	Ag
Y ₁₀	14	35	A ₁₀
GND	15	34	GND
Y ₁₁	16	33	A ₁₁
Y ₁₂	17	32	A ₁₂
V _{CC}	18	31	V _{CC}
Y ₁₃	19	30	
	20	29	A ₁₃
Y ₁₄			A ₁₄
GND	21	28	GND
Y ₁₅	22	27	A ₁₅
Y ₁₆	23	26	A ₁₆
NC	24	25	LE
		SHI	00198
1			

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIO	NS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay An to Yn; LE to Yn; CP to Yn	V_{CC} = 3.3 V, C _L = 50 pF	2.3 2.6 2.5	ns	
F _{max}	Maximum clock frequency	$V_{CC} = 3.3 \text{ V}, C_{L} = 50 \text{ pF}$	350	MHz	
Cl	Input capacitance			4.0	pF
C _{I/O}	Input/Output capacitance			8.0	pF
6	Dower dissipation consoltance per huffer	transparent mode Output enabled Output disabled		13 3	25
C _{PD}	Power dissipation capacitance per buffer	$V_I = GND$ to V_{CC}^1	Clocked mode Output enabled Output disabled	22 15	pF

NOTE:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where: } f_i = \text{input frequency in MHz; } C_L = \text{output load capacitance in pF; } f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V; } \Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

74ALVC16334A

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
48-Pin Plastic Thin Shrink Small Outline (TSSOP) Type II	–40°C to +85°C	74ALVC16334A DGG	SOT362-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
24	NC	No connection
2, 3, 5, 6, 8, 9, 11, 12, 13, 14, 16, 17, 19, 20, 22, 23	Y_1 to Y_{16}	Data outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0 V)
7, 18, 31, 42	V _{CC}	Positive supply voltage
1	ŌĒ	Output enable input (active LOW)
25	LE	Latch enable input (active LOW)
48	CP	Clock input
26, 27, 29, 30, 32, 33, 35, 36, 37, 38, 40, 41, 43, 44, 46, 47	A_1 to A_{16}	Data inputs

LOGIC SYMBOL



TYPICAL INPUT (DATA OR CONTROL)



74ALVC16334A

LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

	INPUTS					
OE	LE	СР	Α	OUTPUTS		
Н	Х	Х	Х	Z		
L	L	Х	L	L		
L	L	Х	Н	Н		
L	Н	\uparrow	L	L		
L	Н	\uparrow	Н	Н		
L	Н	Н	Х	Y ₀ 1		
L	Н	L	Х	Y ₀ ²		

HIGH voltage level Н =

L = LOW voltage level

Don't care =

X Z ↑ = High impedance "off" state

LOW-to-HIGH level transition =

NOTES:

1. Output level before the indicated steady-state input conditions were established, provided that CP is high before LE goes low.

2. Output level before the indicated steady-state input conditions were established.

74ALVC16334A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
	DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load)		2.3	2.7	
V _{CC}	DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load)		3.0	3.6	V
	DC supply voltage (for low-voltage applications)		1.2	3.6	1
VI	DC Input voltage range		0	V _{CC}	V
Vo	DC output voltage range		0	V _{CC}	V
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 2.3 \text{ to } 3.0 \text{V}$ $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$	0 0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V ₁ <0	-50	mA
M.		For control pins ¹	-0.5 to +4.6	v
VI	DC input voltage	For data inputs ¹	–0.5 to V _{CC} +0.5	v
I _{OK}	DC output diode current	$V_{O} > V_{CC} \text{ or } V_{O} < 0$	± 50	mA
V _O	DC output voltage	Note 1	–0.5 to V _{CC} +0.5	V
Ι _Ο	DC output source or sink current	$V_{O} = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package –plastic thin-medium-shrink (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 8 mW/K	600	mW

NOTE:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74ALVC16334A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -40°C to +85°C			
				TYP ¹	MAX	1
		V _{CC} = 2.3 to 2.7V	1.7	1.2		
VIH	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0	1.5		V
M		V _{CC} = 2.3 to 2.7V		1.2	0.7	V
VIL	LOW level Input voltage	V _{CC} = 2.7 to 3.6V		1.5	0.8	1 ^v
		V_{CC} = 2.3 to 3.6V; V_I = V_{IH} or V_{IL} ; I_O = -100 μ A	V _{CC} -0.2	V _{CC}		
		V_{CC} = 2.3V; V_I = V_{IH} or V_{IL} ; I_O = -6mA	V _{CC} -0.3	V _{CC} -0.08		1
M		V_{CC} = 2.3V; V_I = V_{IH} or V_{IL} ; I_O = -12mA	V _{CC} -0.6	V _{CC} -0.26		v
VOH	V _{OH} HIGH level output voltage	V_{CC} = 2.7V; V_I = V_{IH} or V_{IL} ; I_O = -12mA	V _{CC} -0.5	V _{CC} -0.14		
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -12mA$	V _{CC} -0.6	V _{CC} -0.09		
		V_{CC} = 3.0V; V_I = V_{IH} or V_{IL} ; I_O = -24mA	V _{CC} -1.0	V _{CC} -0.28		1
		V_{CC} = 2.3 to 3.6V; $V_I = V_{IH}$ or V_{IL} ; I_O = 100 μ A		GND	0.20	V
		V_{CC} = 2.3V; V_{I} = V_{IH} or V_{IL} ; I_{O} = 6mA		0.07	0.40	V
V _{OL}	LOW level output voltage	V_{CC} = 2.3V; V_{I} = V_{IH} or V_{IL} ; I_{O} = 12mA		0.15	0.70	
		V_{CC} = 2.7V; V_I = V_{IH} or V_{IL} ; I_O = 12mA		0.14	0.40	V
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 24mA$		0.27	0.55	1
I _I	Input leakage current	$V_{CC} = 2.3 \text{ to } 3.6 \text{V};$ $V_I = V_{CC} \text{ or GND}$		0.1	5	μΑ
I _{OZ}	3-State output OFF-state current	$ \begin{array}{l} V_{CC} = 2.3 \text{ to } 3.6 \text{V}; \text{V}_{\text{I}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL}}; \\ \text{V}_{\text{O}} = \text{V}_{CC} \text{ or } \text{GND} \end{array} $		0.1	10	μA
I _{CC}	Quiescent supply current	V_{CC} = 2.3 to 3.6V; V_{I} = V_{CC} or GND; I_{O} = 0		0.2	40	μA
ΔI_{CC}	Additional quiescent supply current	$V_{CC} = 2.3V$ to 3.6V; $V_{I} = V_{CC} - 0.6V$; $I_{O} = 0$		150	750	μA

NOTE:

1. All typical values are at $T_{amb} = 25^{\circ}C$.

74ALVC16334A

AC CHARACTERISTICS FOR V_{CC} = 2.3V TO 2.7V RANGE

 $GND = 0 \text{ V}; \text{ } t_r = t_f \leq 2.0 \text{ } \text{ns}; \text{ } C_L = 30 \text{ } \text{pF}$

				LIMITS	LIMITS	
SYMBOL	PARAMETER	WAVEFORM	V	UNIT		
			MIN	TYP ¹	MAX	1
	Propagation delay An to Yn	1, 7	1.0	2.4	4.2	
t _{PHL} /t _{PLH}	Propagation delay LE to Yn	2, 7	1.3	2.8	4.5	ns
	Propagation delay CP to Yn	4, 7	1.4	2.8	5.0	
t _{PZH} /t _{PZL}	3-State output enable time OE to Yn	6, 7	1.4	2.2	4.0	ns
t _{PHZ} /t _{PLZ}	3-State output disable time OE to Yn	6, 7	1.4	2.0	4.5	ns
4	CP pulse width HIGH or LOW	4, 7	2.0	-	-	
t _W	LE pulse width LOW	2, 7	2.0	-	-	ns
	Set-up time An to CP	5, 7	1.0	-	-	
ts∪	Set-up time An to LE	3, 7	1.5	-	-	ns
	Hold time An to CP	5, 7	0.6	0.2	-	
t _h	Hold time An to LE	3, 7	1.4	0.4	-	ns
f _{max}	Maximum clock pulse frequency	4, 7	150	300	-	MHz

NOTE:

1. All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

AC CHARACTERISTICS FOR V_{CC} = 3.0 V TO 3.6 V RANGE AND V_{CC} = 2.7 V

GND = 0 V; $t_f = t_f \le 2.5$ ns; $C_L = 50$ pF

				LIMITS			LIMITS		
SYMBOL	PARAMETER	WAVEFORM		WAVEFORM $V_{CC} = 3.3 \pm 0.3 V$		V _{CC} = 2.7 V			UNIT
			MIN	TYP ^{1, 2}	MAX	MIN	TYP ¹	MAX	
	Propagation delay An to Yn	1, 7	1.0	2.3	3.6	1.3	2.7	4.0	
t _{PHL} /t _{PLH}	Propagation delay LE to Yn	2, 7	1.3	2.6	4.2	1.3	2.8	4.5	ns
	Propagation delay CP to Yn	4, 7	1.3	2.5	4.2	1.3	2.7	4.5	
t _{PZH} /t _{PZL}	3-State output enable time OE to Yn	6, 7	1.1	2.3	4.4	1.4	3.0 4.5		ns
t _{PHZ} /t _{PLZ}	3-State output disable time OE to Yn	6, 7	1.3	2.8	4.3	1.4	3.1	4.5	ns
	CP pulse width HIGH or LOW	4, 7	2.0	-	-	2.0	-	-	
t _W	LE pulse width LOW	2, 7	2.0	-	-	2.0	-	-	ns
	Set-up time An to CP	5, 7	1.0	-	-	1.0	-	-	
t _{SU}	Set-up time An to LE	3, 7	1.5	-	-	1.5	-	-	ns
4	Hold time An to CP	5, 7	0.9	0.3	_	0.6	0.3	-	
t _h	Hold time An to LE	3, 7	1.4	0.3	_	1.7	0.4	_	ns
f _{max}	Maximum clock pulse frequency	4, 7	150	300	_	200	350	-	MHz

NOTES:

1. All typical values are measured $T_{amb} = 25^{\circ}C$. 2. Typical value is measured at $V_{CC} = 3.3$ V.

74ALVC16334A

AC WAVEFORMS FOR V_{CC} = 3.0 V TO 3.6 V AND V_{CC} = 2.7 V RANGE

 $\label{eq:VM} \begin{array}{l} V_M = 1.5 \ V \\ V_X = V_{OL} + 0.3 \ V \\ V_Y = V_{OH} - 0.3 \ V \\ V_{OL} \ \text{and} \ V_{OH} \ \text{are the typical output voltage drop that occur with the output load.} \\ V_I = 2.7 \ V \end{array}$

AC WAVEFORMS FOR V_{CC} = 2.3 V TO 2.7 V AND V_{CC} < 2.3 V RANGE

 V_M = 0.5 V_{CC} V_X = V_{OL} + 0.15 V V_Y = V_{OH} – 0.15 V V_{OL} and V_{OH} are the typical output voltage drop that occur with the

output load.



Waveform 1. Input (An) to output (Yn) propagation delay



Waveform 2. Latch enable input (LE) pulse width, the latch enable input to output (Yn) propagation delays.



Waveform 3. Data set-up and hold times for the An input to the LE input











Waveform 6. 3-State enable and disable times

Product specification

74ALVC16334A

TEST CIRCUIT



Waveform 7. Load circuitry for switching times

74ALVC16334A



74ALVC16334A

NOTES

74ALVC16334A

Data sheet status

Data sheet status	Product status	Definition ^[1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Argues Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 03-00

Document order number:

9397-750-06962

Let's make things better.



