IRFR020, IRFU020, SiHFR020, SiHFU020


Vishay Siliconix

COMPLIANT

HALOGEN **FREE**

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	60				
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V 0.10				
Q _g (Max.) (nC)	25				
Q _{gs} (nC)	5.8				
Q _{gd} (nC)	11				
Configuration	Single				



N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- Surface Mount (IRFR020, SiHFR020)
- Available in Tape and Reel
- Fast Switching

cost-effectiveness.

- · Ease of Paralleling
- Simple Drive Requirements
- · Material categorization: For definitions of compliance please see www.vishay.com/doc?99912

DESCRIPTION Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques.

ORDERING INFORMATION					
Package	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)		
Lead (Pb)-free and Halogen-free	SiHFR020-GE3	SiHFR020TR-GE3	SiHFU020-GE3		
Load (Db) from	IRFR020PbF	IRFR020TRPbF ^a	IRFU020PbF		
Lead (Pb)-free	SiHFR020-E3	SiHFR020T-E3 ^a	SiHFU020-E3		

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	60	V	
Gate-Source Voltage			V_{GS}	± 20	7 v	
Continuous Drain Current	V at 10 V	$T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$		14		
Continuous Drain Current V_{GS} at 10 V $T_{C} = 100 ^{\circ}$ C			- I _D	9.0	А	
Pulsed Drain Current ^a			I _{DM}	56		
Linear Derating Factor				0.33	W/°C	
Linear Derating Factor (PCB Mount) ^e				0.020	7 W/C	
Single Pulse Avalanche Energy ^b			E _{AS}	91	mJ	
Maximum Power Dissipation $T_C = 25 ^{\circ}\text{C}$			Б	42	14/	
Maximum Power Dissipation (PCB Mount) ^e	T _A =	: 25 °C	P _D	2.5	W	
Peak Diode Recovery dV/dt ^c			dV/dt	5.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature) ^d for 10 s				260		

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 12).
- b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 541 µH, $R_g = 25 \Omega$, $I_{AS} = 14 \text{ A}$ (see fig. 13). c. $I_{SD} \le 17 \text{ A}$, $I_{AJ} = 110 \text{ A/µs}$, I
- 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).

IRFR020, IRFU020, SiHFR020, SiHFU020

Vishay Siliconix

THERMAL RESISTANCE RATINGS						
PARAMETER SYMBOL MIN. TYP. MAX. UNIT						
Maximum Junction-to-Ambient	R _{thJA}	-	-	110		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	3.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = 1 mA	-	0.073	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	· V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
Zoro Coto Voltago Drain Current		V _{DS} :	= 60 V, V _{GS} = 0 V	-	-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 48 V	, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 8.4 A ^b	-	-	0.10	Ω
Forward Transconductance	9 _{fs}	V _{DS} :	= 25 V, I _D = 8.4 A	6.2	-	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 V$,	-	640	-	pF
Output Capacitance	C _{oss}		$V_{DS} = 25 \text{ V},$	-	360	-	
Reverse Transfer Capacitance	C _{rss}	f = 1.	f = 1.0 MHz, see fig. 5		79	-	1
Total Gate Charge	Qg			-	-	25	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$V_{GS} = 10 \text{ V}$ $I_D = 17 \text{ A}, V_{DS} = 48 \text{ V},$ see fig. 6 and 13^b		-	5.8	
Gate-Drain Charge	Q _{gd}				-	11	
Turn-On Delay Time	t _{d(on)}			-	13	-	
Rise Time	t _r	V _{DD} :	= 30 V, I _D = 17 A,	-	58	-	
Turn-Off Delay Time	t _{d(off)}	$R_G = 18 \Omega$, $R_D = 1.7 \Omega$, see fig. 10^b		-	25	-	ns
Fall Time	t _f			-	42	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from		-	4.5	-	11
Internal Source Inductance	L _S	package and die contact ^c	package and center of		7.5	-	nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	14	Α
Pulsed Diode Forward Current ^a	I _{SM}			-	-	56	
Body Diode Voltage	V _{SD}	T _J = 25 °C	C, I _S = 14 A, V _{GS} = 0 V ^b	-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T 05 %0 1	47 A -11/-14 400 A / - b	-	88	180	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$T_J = 25 ^{\circ}\text{C}, I_F = 17 \text{A}, dI/dt = 100 \text{A/}\mu\text{s}^b$		-	0.29	0.64	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on time is negligible (turn	on is dor	ninated b	y L _S and	L _D)

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 12).
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %.

www.vishay.com

Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10 - Switching Time Test Circuit




Fig. 11 - Switching Time Waveforms




Fig. 12 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 13 - Unclamped Inductive Test Circuit




Fig. 14 - Unclamped Inductive Waveforms




Fig. 15 - Maximum Avalanche Energy vs. Drain Current




Fig. 16 - Basic Gate Charge Waveform





Fig. 17 - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit








Fig. 18 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg290335.





TO-252AA Case Outline





	MILLIMETERS		INC	HES	
DIM.	MIN.	MAX.	MIN.	MAX.	
Α	2.18	2.38	0.086	0.094	
A1	-	0.127	-	0.005	
b	0.64	0.88	0.025	0.035	
b2	0.76	1.14	0.030	0.045	
b3	4.95	5.46	0.195	0.215	
С	0.46	0.61	0.018	0.024	
C2	0.46	0.89	0.018	0.035	
D	5.97	6.22	0.235	0.245	
D1	4.10	-	0.161	-	
Е	6.35	6.73	0.250	0.265	
E1	4.32	-	0.170	-	
Н	9.40	10.41	0.370	0.410	
е	2.28 BSC		0.090 BSC		
e1	4.56 BSC 0.18		0.180	30 BSC	
L	1.40	1.78	0.055	0.070	
L3	0.89	1.27	0.035	0.050	
L4	-	1.02	-	0.040	
L5	1.01	1.52	0.040	0.060	
ECN: T16-0236-Rev. P, 16-May-16					


DWG: 5347

Notes

• Dimension L3 is for reference only.



TO-251AA (HIGH VOLTAGE)



Section B - B and C - C

	MILLIN	METERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	2.18	2.39	0.086	0.094
A1	0.89	1.14	0.035	0.045
b	0.64	0.89	0.025	0.035
b1	0.65	0.79	0.026	0.031
b2	0.76	1.14	0.030	0.045
b3	0.76	1.04	0.030	0.041
b4	4.95	5.46	0.195	0.215
С	0.46	0.61	0.018	0.024
c1	0.41	0.56	0.016	0.022
c2	0.46	0.86	0.018	0.034
D	5.97	6.22	0.235	0.245

	MILLIMETERS		INC	HES	
DIM.	MIN.	MAX.	MIN.	MAX.	
D1	5.21	-	0.205	-	
Е	6.35	6.73	0.250	0.265	
E1	4.32	-	0.170	-	
е	2.29	BSC	2.29 BSC		
L	8.89	9.65	0.350	0.380	
L1	1.91	2.29	0.075	0.090	
L2	0.89	1.27	0.035	0.050	
L3	1.14	1.52	0.045	0.060	
θ1	0'	15'	0'	15'	
θ2	25'	35'	25'	35'	

ECN: S-82111-Rev. A, 15-Sep-08

DWG: 5968


Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimension are shown in inches and millimeters.
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.13 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.
- 4. Thermal pad contour optional with dimensions b4, L2, E1 and D1.
- 5. Lead dimension uncontrolled in L3.
- 6. Dimension b1, b3 and c1 apply to base metal only.
- 7. Outline conforms to JEDEC outline TO-251AA.

Document Number: 91362 Revision: 15-Sep-08



RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.