

STL120N4LF6AG

Automotive-grade N-channel 40 V, 3.0 mΩ typ., 55 A STripFET™ F6 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	Ртот
STL120N4LF6AG	40 V	$3.6~\text{m}\Omega$	55 A	96 W

- Designed for automotive applications and AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss
- Wettable flank package

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using the STripFET™ F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low R_{DS(on)} in all packages.

Table 1: Device summary

Order code	Marking	Package	Packing
STL120N4LF6AG	120N4LF6	PowerFLAT™ 5x6	Tape and reel

April 2016 DocID028273 Rev 2 1/15

Contents STL120N4LF6AG

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 WF type R package information	9
	4.2	PowerFLAT™ 5x6 WF packing information	12
5	Revisio	n history	14

STL120N4LF6AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _G s	Gate-source voltage	40	V	
V _{DS}	Drain-source voltage	± 20	V	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	55	Α	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	55	Α	
I _{DM} ⁽²⁾	Drain current (pulsed)	220	Α	
Ртот	Total dissipation at T _C = 25 °C	96	W	
T _{stg}	Storage temperature range	FF to 17F	°C	
Tj	Operating junction temperature range	- 55 to 175		

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.56	۰۵۸۸
R _{thj-pcb} ⁽¹⁾	R _{thj-pcb} ⁽¹⁾ Thermal resistance junction-pcb		°C/W

Notes:

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AV}	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)	26	Α
Eas	Single pulse avalanche energy $(T_j = 25 ^{\circ}\text{C}, I_C = I_{\text{AV}}, V_{\text{DD}} = 25 \text{V})$	200	mJ

 $^{^{(1)}}$ Drain current is limited by package, the current capability of the silicon is 120 A at 25 $^{\circ}$ C

⁽²⁾ Pulse width is limited by safe operating area

 $^{^{(1)}}$ When mounted on 1 inch² 2 Oz. Cu board, t \leq 10 s

Electrical characteristics STL120N4LF6AG

2 Electrical characteristics

(T_C= 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40			V
	Zoro goto voltago Droin	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}$			1	μΑ
IDSS	Zero gate voltage Drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V},$ $T_{J} = 125 \text{ °C}^{(1)}$			10	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1		3	V
Static drain-source on-		V _{GS} = 10 V, I _D = 13 A		3.0	3.6	mΩ
R _{DS(on)}	resistance	$V_{GS} = 5 \text{ V}, I_D = 13 \text{ A}$		3.2	4.5	11122

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	4260	-	
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz, V}_{GS} = 0 \text{ V}$	-	647	-	pF
Crss	Reverse transfer capacitance	VDS = 20 V, 1 = 1 WH 12, VGS = 0 V	-	373	-	P.
Qg	Total gate charge	V _{DD} = 20 V, I _D = 26 A, V _{GS} = 10 V	-	80	-	
Qgs	Gate-source charge		-	15	-	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	1	15	1	
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A		1.5	1	Ω

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_{D} = 13 \text{ A R}_{G} = 4.7 \Omega,$ $V_{GS} = 10 \text{ V}$	ı	20	ı	
tr	Rise time		ı	70	ı	20
t _{d(off)}	Turn-off- delay time	(see Figure 13: "Test circuit for resistive load switching times" and Figure 18:	1	40	1	ns
t _f	Fall time	"Switching time waveform")	ı	20	1	

 $^{^{(1)}}$ Defined by design, not subject to production test.

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		1		26	Α
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		-		104	Α
V _{SD} (3)	Forward on voltage	V _G S = 0 V, I _{SD} = 13 A	-		1.1	>
t _{rr}	Reverse recovery time	$I_{SD} = 26 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, \text{ V}_{DD} = 25 \text{ V}$	1	40		ns
Qrr	Reverse recovery charge	(see Figure 15: "Test circuit for inductive	-	5.6		nC
I _{RRM}	Reverse recovery current	load switching and diode recovery times")	-	2.8		Α

Notes:

 $^{^{(1)}\}text{This}$ value is rated according to $R_{thj\text{-pcb}}$

⁽²⁾Pulse width is limited by safe operating area

 $^{^{(3)}\}text{Pulse}$ test: pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

2.1 Electrical characteristics (curves)






Figure 3: Thermal impedance $K = \frac{GIPG1409156L4FA1LZTH}{\delta = 0.5} = \frac{6 = 0.2}{\delta = 0.2} = \frac{6 = 0.05}{\delta = 0.02} = \frac{6 = 0.02}{\delta = 0.01} = \frac{2 = 0.05}{\delta = 0.02} = \frac{2 = 0.05}{\delta = 0.01} = \frac{10^{-4}}{10^{-5}} = \frac{10^{-4}}{10^{-3}} = \frac{10^{-2}}{10^{-1}} = \frac{10^{-1}}{10^{0}} = \frac{10^{0}}{10^{0}} = \frac{10^{-1}}{10^{0}} = \frac{10^{-1}}{10$








Figure 9: Normalized gate threshold voltage vs temperature

V_{GS(th)}
(norm.)

1.2

I_D = 250 μA

1.0


0.8


0.6


0.4

0.2

-75 -25 25 75 125 T_j (°C)







Test circuits STL120N4LF6AG

3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.

12 V 47 KΩ VGD

14 VGD

14 VGD

14 VGD

15 VGD

16 CONST 100 Ω OVG

17 VGD

18 VGD

18 VGD

18 VGD

18 VGD


18 VGD


18 VGD


19 VGD

18 VGD

Figure 15: Test circuit for inductive load switching and diode recovery times







Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

PowerFLAT™ 5x6 WF type R package information 4.1

BOTTOM VIEW 5 E3 E3 Detail A Scale 3:1 0.08 L(x4) b(x8) D5(x4) D4 SIDE VIEW A Detail A ŏ A0Y5 8231817 R WF Rev 14

Figure 19: PowerFLAT™ 5x6 WF type R package outline

Table 9: PowerFLAT™ 5x6 WF type R mechanical data

Di		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.4	0.55
D6	0.15	0.3	0.45
е		1.27	
Е	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
К	1.275		1.575
L	0.725	0.825	0.925
L1	0.175	0.275	0.375
θ	0°		12°




Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

4.2 PowerFLAT™ 5x6 WF packing information

Figure 21: PowerFLAT™ 5x6 WF tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape



STL120N4LF6AG Package information

R25.00

Figure 23: PowerFLAT™ 5x6 reel (dimensions are in mm)

Revision history STL120N4LF6AG

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
25-Sep-2015	1	First release.
15-Apr-2016	2	Updated title, description and features in cover page . Updated <i>Table 2: "Absolute maximum ratings"</i> and <i>Table 5: "On/off states"</i> . Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

