# **inter<sub>sil</sub>**

## **1.2A High Efficiency Buck-Boost Regulators**

## ISL9110, ISL9112

The ISL9110 and ISL9112 are highly-integrated Buck-Boost switching regulators that accept input voltages either above or below the regulated output voltage. Unlike other Buck-Boost regulators, these regulators automatically transition between operating modes without significant output disturbance.

Both parts are capable of delivering up to 1.2A output current, and provide excellent efficiency due to their fully synchronous 4-switch architecture. No-load quiescent current of only  $35\mu$ A also optimizes efficiency under light-load conditions. Forced PWM and/or synchronization to an external clock may also be selected for noise sensitive applications.

The ISL9110 is designed for standalone applications and supports 3.3V and 5V fixed output voltages or variable output voltages with an external resistor divider. Output voltages as low as 1V, or as high as 5.2V are supported using an external resistor divider.

The ISL9112 supports a broader set of programmable features that may be accessed via an I<sup>2</sup>C bus interface. With a programmable output voltage range of 1.9V to 5V, the ISL9112 is ideal for applications requiring dynamically changing supply voltages. A programmable slew rate can be selected to provide smooth transitions between output voltage settings.

The ISL9110 and ISL9112 require only a single inductor and very few external components. Power supply solution size is minimized by a tiny 3mmx3mm package and a 2.5MHz switching frequency, which further reduces the size of external components.

## **Features**

- Accepts Input Voltages Above or Below Regulated Output Voltage
- Automatic and Seamless Transitions Between Buck and Boost Modes
- Input Voltage Range: 1.8V to 5.5V
- Output Current: Up to 1.2A
- High Efficiency: Up to 95%
- 35µA Quiescent Current Maximizes Light-load Efficiency
- 2.5MHz Switching Frequency Minimizes External Component Size
- Selectable Forced-PWM Mode and External Synchronization
- I<sup>2</sup>C Interface (ISL9112)
- Fully Protected for Overcurrent, Over-temperature and Undervoltage
- Small 3mmx3mm TDFN Package

## **Applications**

- Regulated 3.3V from a Single Li-Ion Battery
- Smart Phones and Tablet Computers
- Handheld Devices
- Point-of-Load Regulators

## **Related Literature**

- See <u>AN1648</u> "ISL9110IRTNEVAL1Z, ISL9110IRT7EVAL1Z, ISL9110IRTAEVAL1Z Evaluation Board User Guide"
- See <u>AN1647</u> "ISL9112IRTNEVAL1Z, ISL9112IRT7EVAL1Z EvaluationBoard User Guide"



FIGURE 2. EFFICIENCY





## **Block Diagram**



## **Pin Configurations**

ISL9110 (12 LD TDFN) TOP VIEW







## **Pin Descriptions**

PIN #	ISL9110	ISL9112	DESCRIPTION
1	VOUT	VOUT	Buck/boost output. Connect a 10µF capacitor to PGND.
2	LX2	LX2	Inductor connection, output side.
3	PGND	PGND	Power ground for high switching current.
4	LX1	LX1	Inductor connection, input side.
5	PVIN	PVIN	Power input. Range: 1.8V to 5.5V. Connect a 10µF capacitor to PGND.
6	VIN	VIN	Supply input. Range: 1.8V to 5.5V.
7	PG	-	Open drain output. Provides output-power-good status.
	-	SCL	Logic input, I <sup>2</sup> C clock.
8	BAT	-	Open drain output. Provides input-power-good status.
	-	SDA	Logic I/O, open drain, I <sup>2</sup> C data.
9	EN	EN	Logic input, drive high to enable device.
10	MODE / SYNC	MODE / SYNC	Logic input, high for auto PFM mode. Low for forced PWM operation. Ext. clock sync input. Range: 2.75MHz to 3.25MHz.
11	GND	GND	Analog ground pin.
12	FB	FB	Voltage feedback pin.
PAD	PAD	PAD	Exposed pad; connect to PGND.

## **Ordering Information**

PART NUMBER (Notes 3, 4)	PART MARKING	V <sub>OUT</sub> (V)	HICCUP MODE	TEMP RANGE (°C)	PACKAGE	PKG. DWG. #		
ISL9110IRTNZ (Notes 1, 2)	GASA	3.3	Enabled	-40 to +85	12 Ld Exposed Pad 3x3 TDFN	L12.3x3C		
ISL9110IRT7Z (Notes 1, 2)	GATA	5.0	Enabled	-40 to +85	12 Ld Exposed Pad 3x3 TDFN	L12.3x3C		
ISL9110IRTAZ (Notes 1, 2)	GAUA	ADJ.	Enabled	-40 to +85	12 Ld Exposed Pad 3x3 TDFN	L12.3x3C		
ISL9112IRTNZ (Notes 1, 2)	GAVA	3.3	Enabled	-40 to +85	12 Ld Exposed Pad 3x3 TDFN	L12.3x3C		
ISL9112IRT7Z (Notes 1, 2)	GAWA	5.0	Enabled	-40 to +85	12 Ld Exposed Pad 3x3 TDFN	L12.3x3C		
SL9110BIRTAZ (Notes 1, 2)	GBAF	ADJ.	Disabled	-40 to +85	12 Ld Exposed Pad 3x3 TDFN	L12.3x3C		
SL9110IRTNEVAL1Z	Evaluation Bo	oard						
SL9110IRT7EVAL1Z	Evaluation Bo	oard						
SL9110IRTAEVAL1Z	Evaluation Bo	Evaluation Board						
SL9112IRTNEVAL1Z	Evaluation Bo	Evaluation Board						
SL9112IRT7EVAL1Z	Evaluation Bo	Evaluation Board						

#### NOTES:

**1**. Add "-T\*" suffix for tape and reel. Please refer to <u>TB347</u> for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matter tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL9110</u> or <u>ISL9112</u>. For more information on MSL please see techbrief <u>TB363</u>.

4. The ISL9110 and ISL9112 can be special ordered with any output voltage between 1.9V and 5.0V in 100mV steps.

## **Table of Contents**

Absolute Maximum Ratings
Thermal Information
Recommended Operating Conditions
Analog Specifications
I <sup>2</sup> C Interface Timing Specification
Typical Performance Curves
Functional Description
Functional Overview
Internal Supply and References
Enable Input
Soft Discharge
POR Sequence and Soft-start
Overcurrent Protection
Short Circuit Protection
Undervoltage Lockout
PG Status Output (ISL9110 only)
BAT Status Output (ISL9110 only)
Ultrasonic Mode (ISL9112 only)
Thermal Shutdown
External Synchronization
Buck-Boost Conversion Topology.
PWM Operation 13   PFM Operation 13
Operation With VIN Close to VOUT
Operation with VIN Close to VOUI
Digital Slew Rate Control (ISL9112 only)
Register Description (ISL9112)
I <sup>2</sup> C Serial Interface (ISL9112)
Protocol Conventions
Write Operation
Read Operation
•
Applications Information
Component Selection
Output Voltage Programming, Adj. Version
Feed-Forward Capacitor Selection
Non-Adjustable Version FB Pin Connection
Inductor Selection
PVIN and VOUT Capacitor Selection
Application Example 1
Application Example 2
Application Example 3
Recommended PCB Layout
The TDFN Package Requires Additional PCB Layout Rules for the Thermal Pad
General PowerPAD Design Considerations
Revision History
Products
Package Outline Drawing

#### **Absolute Maximum Ratings**

PVIN, VIN
LX1, LX2 (Note 7)
FB (adjustable version)
FB (fixed V <sub>OUT</sub> versions)0.3V to 6.5V
GND, PGND
All Other Pins
ESD Rating
Human Body Model (Tested per JESD22-A114E)
Machine Model (Tested per JESD22-A115-A) 250V
Latch Up (Tested per JESD-78B; Class 2, Level A) 100mA

#### **Thermal Information**

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W	/) θ <sub>JC</sub> (°C∕W)
12 Ld TDFN Package (Notes 5, 6)	42	5.5
Maximum Junction Temperature (Plastic Pac	kage)	+125°C
Storage Temperature Range		-65°C to +150°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

#### **Recommended Operating Conditions**

Temperature Range	40°C to +85°C
Supply Voltage Range	1.8V to 5.5V
Load Current Range	0A to 1.2A

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 5. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>
- 6. For  $\theta_{\text{JC}}$  the "case temp" location is the center of the exposed metal pad on the package underside.
- 7. LX1 and LX2 pins can withstand switching transients of -1.5V for 100ns, and 7V for 20ms.

## **Analog Specifications** $V_{VIN} = V_{PVIN} = V_{EN} = 3.6V$ , $V_{OUT} = 3.3V$ , L1 = 2.2µH, C1 = C2 = 10µF, T<sub>A</sub> = +25°C. Boldface limits apply over the operating temperature range, -40°C to +85°C.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 8)	TYP (Note 9)	MAX (Note 8)	UNITS
POWER SU	PPLY					
V <sub>IN</sub>	Input Voltage Range		1.8		5.5	v
V <sub>UVLO</sub>	VIN Undervoltage Lockout Threshold	Rising		1.725	1.775	v
		Falling	1.550	1.650		v
I <sub>VIN</sub>	VIN Supply Current	PFM mode, no external load on Vout (Note 10)		35	60	μA
I <sub>SD</sub>	VIN Supply Current, Shutdown	EN = GND, V <sub>IN</sub> = 3.6V		0.05	1.0	μA
ουτρυτ νο	LTAGE REGULATION					
V <sub>OUT</sub>	Output Voltage Range	ISL9110IRTAZ, I <sub>OUT</sub> = 100mA	1.00		5.20	v
		ISL9112, I <sub>OUT</sub> = 100mA	1.90		5.00	v
	Output Voltage Accuracy	V <sub>IN</sub> = 3.7V, V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 0mA, PWM mode	-2		+2	%
		$V_{IN}$ = 3.7V, $V_{OUT}$ = 3.3V, $I_{OUT}$ = 1mA, PFM mode	-3		+4	%
V <sub>FB</sub>	FB Pin Voltage Regulation	For adjustable output version	0.79	0.80	0.81	v
I <sub>FB</sub>	FB Pin Bias Current	For adjustable output version			1	μA
ΔV <sub>OUT</sub> / ΔV <sub>IN</sub>	Line Regulation, PWM Mode	$I_{OUT}$ = 500mA, $V_{OUT}$ = 3.3V, MODE = GND, $V_{IN}$ step from 2.3V to 5.5V		±0.005		mV/mV
∆V <sub>OUT</sub> / ∆I <sub>OUT</sub>	Load Regulation, PWM Mode	V <sub>IN</sub> = 3.7V, V <sub>OUT</sub> = 3.3V, MODE = GND, I <sub>OUT</sub> step from 0mA to 500mA		±0.005		mV/mA
∆V <sub>OUT</sub> / ∆VI	Line Regulation, PFM Mode	$I_{OUT}$ = 100mA, $V_{OUT}$ = 3.3V, MODE = VIN, $V_{IN}$ step from 2.3V to 5.5V		±12.5		mV/V
∆V <sub>OUT</sub> / ∆I <sub>OUT</sub>	Load Regulation, PFM Mode	V <sub>IN</sub> =3.7V, V <sub>OUT</sub> = 3.3V, MODE = VIN, I <sub>OUT</sub> step from OmA to 100mA		±0.4		mV/mA
V <sub>CLAMP</sub>	Output Voltage Clamp	Rising, V <sub>IN</sub> = 3.6V	5.25		5.95	v
	Output Voltage Clamp Hysteresis	V <sub>IN</sub> = 3.6V		400		mV

## ISL9110, ISL9112

**Analog Specifications**  $v_{VIN} = v_{PVIN} = v_{EN} = 3.6V$ ,  $v_{OUT} = 3.3V$ , L1 = 2.2µH, C1 = C2 = 10µF, T<sub>A</sub> = +25°C. Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 8)	TYP (Note 9)	MAX (Note 8)	UNITS
DC/DC SWI	TCHING SPECIFICATIONS					
fsw	Oscillator Frequency		2.25	2.50	2.75	MHz
tonmin	Minimum On Time			80		ns
IPFETLEAK	LX1 Pin Leakage Current		-1		1	μA
INFETLEAK	LX2 Pin Leakage Current		-1		1	μA
SOFT-STAR	T and SOFT DISCHARGE	1				
tss	Soft-start Time	Time from when EN signal asserts to when output voltage ramp starts.		1		ms
		Time from when output voltage ramp starts to when output voltage reaches 95% of its nominal value with device operating in buck mode. $V_{IN} = 4V$ , $V_{OUT} = 3.3V$ , $I_0 = 200mA$		1		ms
		Time from when output voltage ramp starts to when output voltage reaches 95% of its nominal value with device operating in boost mode. $V_{IN} = 2V$ , $V_{OUT} = 3.3V$ , $I_0 = 200mA$		2		ms
R <sub>DISCHG</sub>	VOUT Soft-Discharge ON-Resistance	V <sub>IN</sub> = 3.6V, EN < VIL		120		Ω
POWER MO	SFET					
R <sub>DSON_P</sub>	P-Channel MOSFET ON-Resistance	V <sub>IN</sub> = 3.6V, I <sub>O</sub> = 200mA		0.12	0.17	Ω
		V <sub>IN</sub> = 2.5V, I <sub>0</sub> = 200mA		0.15	0.23	Ω
R <sub>DSON_N</sub>	N-Channel MOSFET ON-Resistance	V <sub>IN</sub> = 3.6V, I <sub>O</sub> = 200mA		0.10	0.15	Ω
		V <sub>IN</sub> = 2.5V, I <sub>O</sub> = 200mA		0.13	0.23	Ω
I <sub>PK_LMT</sub>	P-Channel MOSFET Peak Current Limit	V <sub>IN</sub> = 3.6V	2.0	2.4	2.8	Α
PFM/PWM	TRANSITION					
	Load Current Threshold, PFM to PWM	V <sub>IN</sub> = 3.6V, V <sub>OUT</sub> = 3.3V		200		mA
	Load Current Threshold, PWM to PFM	V <sub>IN</sub> = 3.6V, V <sub>OUT</sub> = 3.3V		75		mA
	External Synchronization Frequency Range		2.75		3.25	MHz
	Thermal Shutdown			155		°C
	Thermal Shutdown Hysteresis			30		°C
BATTERY M	ONITOR AND POWER GOOD COMPARATOR	S		1	1	
VTBMON	Battery Monitor Voltage Threshold		1.85	2.0	2.15	v
VH <sub>BMON</sub>	Battery Monitor Voltage Hysteresis			100		mV
t <sub>BMON</sub>	Battery Monitor Debounce Time			25		μs
	PG Delay Time (Rising)			1		ms
	PG Delay Time (Falling)			20		μs
	Minimum Supply Voltage for Valid PG Signal	EN = VIN	1.2			v
PG <sub>RNGLR</sub>	PG Range - Lower (Rising)	Percentage of programmed voltage		90		%
PG <sub>RNGLF</sub>	PG Range - Lower (Falling)	Percentage of programmed voltage		87		%
PG <sub>RNGUR</sub>	PG Range - Upper (Rising)	Percentage of programmed voltage		112		%
PG <sub>RNGUF</sub>	PG Range - Upper (Falling)	Percentage of programmed voltage		110		%
	Compliance Voltage - PG, BAT	V <sub>IN</sub> = 3.6V, I <sub>SINK</sub> = 1mA			0.3	v

## ISL9110, ISL9112

**Analog Specifications**  $v_{VIN} = v_{PVIN} = v_{EN} = 3.6V$ ,  $v_{OUT} = 3.3V$ , L1 = 2.2µH, C1 = C2 = 10µF, T<sub>A</sub> = +25°C. Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 8)	TYP (Note 9)	MAX (Note 8)	UNITS
LOGIC INPL	ITS					
I <sub>LEAK</sub>	Input Leakage			0.05	1	μΑ
VIH	Input HIGH Voltage		1.4			v
V <sub>IL</sub>	Input LOW Voltage				0.4	v

## I<sup>2</sup>C Interface Timing Specification For SCL, and SDA pins, unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 8)	TYP (Note 9)	MAX (Note 8)	UNITS
C <sub>pin</sub>	Pin Capacitance	(Note 11)			15	pF
fSCL	SCL Frequency	(Note 11)			400	kHz
t <sub>sp</sub>	Pulse Width Suppression Time at SDA and SCL Inputs	Any pulse narrower than the max spec is suppressed (Note 11)			50	ns
t <sub>AA</sub>	SCL Falling Edge to SDA Output Data Valid	SCL falling edge crossing $V_{IL},$ until SDA exits the $V_{IL}$ to $V_{IH}$ window (Note 11)			900	ns
<sup>t</sup> BUF	Time the Bus Must be Free Before the Start of a New Transmission	SDA crossing $V_{IH}$ during a STOP condition, to SDA crossing $V_{IH}$ during the following START condition (Note 11)	1300			ns
tLOW	Clock LOW Time	Measured at the $V_{IL}$ crossings (Note 11)	1300			ns
<sup>t</sup> high	Clock HIGH Time	Measured at the $V_{\mbox{\scriptsize IH}}$ crossings (Note 11)	600			ns
<sup>t</sup> su:sta	START Condition Set-up Time	SCL rising edge to SDA falling edge; both crossing V <sub>IH</sub> (Note 11)	600			ns
<sup>t</sup> hd:sta	START Condition Hold Time	From SDA falling edge crossing V <sub>IL</sub> to SCL falling edge crossing V <sub>IH</sub> (Note 11)	600			ns
t <sub>su:dat</sub>	Input Data Set-up Time	From SDA exiting the V <sub>IL</sub> to V <sub>IH</sub> window, to SCL rising edge crossing V <sub>IL</sub> (Note 11)	100			ns
t <sub>HD:DAT</sub>	Input Data Hold Time	From SCL rising edge crossing $V_{IH}$ to SDA entering the $V_{IL}$ to $V_{IH}$ window (Note 11)	0			ns
t <sub>su:sto</sub>	STOP Condition Set-up Time	From SCL rising edge crossing $V_{IH^{\rm i}}$ to SDA rising edge crossing $V_{IL}$ (Note 11)	600			ns
t <sub>HD:STO</sub>	STOP Condition Hold Time for Read, or Volatile Only Write	From SDA rising edge to SCL falling edge; both crossing V <sub>IH</sub> (Note 11)	1300			ns
t <sub>DH</sub>	Output Data Hold Time	From SCL falling edge crossing V <sub>IL</sub> , until SDA enters the V <sub>IL</sub> to V <sub>IH</sub> window (Note 11)	0			ns
t <sub>R</sub>	SDA and SCL Rise Time	From V <sub>IL</sub> to V <sub>IH</sub> (Note 11)	20 + 0.1 x Cb		250	ns
t <sub>F</sub>	SDA and SCL Fall Time	From V <sub>IH</sub> to V <sub>IL</sub> (Note 11)	20 + 0.1 x Cb		250	ns
Cb	Capacitive Loading of SDA or SCL	Total on-chip and off-chip (Note 11)	10		400	pF
		Maximum is determined by $t_R$ and $t_F$ For Cb = 400pF, max is about $2k\Omega \sim 2.5k\Omega$ For Cb = 40pF, max is about $15k\Omega \sim 20k\Omega$ (Note 11)	1			kΩ

NOTES:

- 8. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 9. Typical values are for  $T_A = +25$  °C and  $V_{IN} = 3.6V$ .
- 10. Quiescent current measurements are taken when the output is not switching.
- 11. ISL9112 only. Limits established by characterization and are not production tested.

## **Typical Performance Curves**



FIGURE 3. EFFICIENCY vs OUTPUT CURRENT, V<sub>OUT</sub> = 2V



FIGURE 4. EFFICIENCY vs OUTPUT CURRENT, V<sub>OUT</sub> = 3.3V



FIGURE 5. EFFICIENCY vs OUTPUT CURRENT,  $V_{OUT} = 4V$ 



FIGURE 7. PWM MODE QUIESCENT CURRENT,  $V_{OUT}$  = 3.3V, NO LOAD



FIGURE 6. MAXIMUM OUTPUT CURRENT vs INPUT VOLTAGE



FIGURE 8. PFM MODE QUIESCENT CURRENT,  $V_{OUT}$  = 3.3V, NO LOAD

## Typical Performance Curves (Continued)



FIGURE 9. STEADY STATE TRANSITION FROM BUCK TO BOOST



FIGURE 10. STEADY STATE TRANSITION FROM BOOST TO BUCK











FIGURE 14. TRANSIENT LOAD RESPONSE





100µs/DIV

## Typical Performance Curves (Continued)



FIGURE 15. SWITCHING WAVEFORMS, BOOST MODE



FIGURE 16. SWITCHING WAVEFORMS, BUCK MODE

















## Typical Performance Curves (Continued)



FIGURE 21. SOFT-START, V<sub>IN</sub> = 4V, V<sub>OUT</sub> = 3.3V



FIGURE 22. SOFT-START,  $V_{IN} = 2V$ ,  $V_{OUT} = 3.3V$ 







FIGURE 25. OUTPUT SOFT-DISCHARGE







FIGURE 26. DIGITAL SLEW OPERATION (ISL9112)

## **Functional Description**

#### **Functional Overview**

Refer to the "Block Diagram" on page 2. The ISL9110, ISL9112 implements a complete buck boost switching regulator, with PWM controller, internal switches, references, protection circuitry, and control inputs.

The PWM controller automatically switches between buck and boost modes as necessary to maintain a steady output voltage, with changing input voltages and dynamic external loads.

The ISL9110 provides output-power-good and input-power-good open-drain status outputs on pins 7 and 8. In the ISL9112, these pins are used for an  $I^2C$  interface, allowing programmable output voltage and access to the ultrasonic mode and slew rate limit control bits.

#### **Internal Supply and References**

Referring to the "Block Diagram" on page 2, the ISL9110, ISL9112 provides two power input pins. The PVIN pin supplies input power to the DC/DC converter, while the VIN pin provides operating voltage source required for stable  $V_{REF}$  generation. Separate ground pins (GND and PGND) are provided to avoid problems caused by ground shift due to the high switching currents.

#### **Enable Input**

A master enable pin EN allows the device to be enabled. Driving EN low invokes a power-down mode, where most internal device functions, including input and output power good detection, are disabled.

#### **Soft Discharge**

When the device is disabled by driving EN low, an internal resistor between VOUT and GND is activated. This internal resistor has typical 120 $\Omega$  resistance.

#### **POR Sequence and Soft-start**

Bringing the EN pin high allows the device to power-up. A number of events occur during the start-up sequence. The internal voltage reference powers up, and stabilizes. The device then starts operating. There is a typical 1ms delay between assertion of the EN pin and the start of switching regulator soft-start ramp.

The soft-start feature minimizes output voltage overshoot and input inrush currents. During soft-start, the reference voltage is ramped to provide a ramping  $V_{OUT}$  voltage. While output voltage is lower than approximately 20% of the target output voltage, switching frequency is reduced to a fraction of the normal switching frequency to aid in producing low duty cycles necessary to avoid input inrush current spikes. Once the output voltage exceeds 20% of the target voltage, switching frequency is increased to its nominal value.

When the target output voltage is higher than the input voltage, there will be a transition from buck mode to boost mode during the soft-start sequence. At the time of this transition, the ramp rate of the reference voltage is decreased, such that the output voltage slew rate is decreased. This provides a slower output voltage slew rate. The V<sub>OUT</sub> ramp time is not constant for all operating conditions. Soft-start into boost mode will take longer than soft-start into buck mode. The total soft-start time into buck operating mode is typically 2ms, whereas the typical soft-start time into boost mode operating mode is typically 3ms. Increasing the load current will increase these typical soft-start times.

#### **Overcurrent Protection**

When the current in the P-Channel MOSFET is sensed to reach the current limit for 16 consecutive switching cycles, the internal protection circuit is triggered, and switching is stopped for approximately 20ms. The device then performs a soft-start cycle. If the external output overcurrent condition exists after the soft-start cycle, the device will again detect 16 consecutive switching cycles reaching the peak current threshold. The process will repeat as long as the external overcurrent condition is present. This behavior is called 'hiccup mode'.

#### **Short Circuit Protection**

The ISL9110, ISL9112 provides short-circuit protection by monitoring the feedback voltage. When feedback voltage is sensed to be lower than a certain threshold, the PWM oscillator frequency is reduced in order to protect the device from damage. The P-Channel MOSFET peak current limit remains active during this state.

#### **Undervoltage Lockout**

The undervoltage lockout (UVLO) feature prevents abnormal operation in the event that the supply voltage is too low to guarantee proper operation. When the VIN voltage falls below the UVLO threshold, the regulator is disabled.

#### PG Status Output (ISL9110 only)

An open drain output-power-good signal is provided in the ISL9110. An internal window comparator is used to detect when VOUT is significantly higher or lower than the target output voltage. The PG output will be driven low when sensed VOUT voltage is outside of this 'power good' window. When VOUT voltage is inside the 'power good' window, the PG pin goes Hi-Z.

The PG detection circuit detects this condition by monitoring voltage on the FB pin. Hysteresis is provided for the upper and lower PG thresholds to avoid oscillation of the PG output.

#### **BAT Status Output (ISL9110 only)**

The ISL9110 provides an open drain input-power-good status output. The  $\overline{BAT}$  status pin will be driven low when VIN rises above the VT\_BMON threshold. The  $\overline{BAT}$  status output goes Hi-Z when V\_BAT falls below the VT\_BMON threshold. Hysteresis is provided for the VT\_BMON threshold to avoid oscillation of the  $\overline{BAT}$  output.

#### Ultrasonic Mode (ISL9112 only)

The ISL9112 provides an ultrasonic mode that can be enabled through  $I^2C$  control by setting the ULTRA bit in the control register.

In ultrasonic mode, the PFM switching frequency is forced to be above the audio frequency range.

This ultrasonic mode applies only to PFM mode operation. With the ULTRA bit set to '1', PFM mode switching frequency is forced

well above the audio frequency range ( $f_{SW}$  becomes typically 60kHz). This mode of operation, however, reduces the efficiency at light load.

#### **Thermal Shutdown**

A built-in thermal protection feature protects the ISL9110, ISL9112 if the die temperature reaches +155 °C (typical). At this die temperature, the regulator is completely shut down. The die temperature continues to be monitored in this thermal-shutdown mode. When the die temperature falls to +125 °C (typical), the device will resume normal operation.

When exiting thermal shutdown, the ISL9110, ISL9112 will execute its soft-start sequence.

#### **External Synchronization**

An external sync feature is provided. Applying a clock signal with a frequency between 2.75MHz and 3.25MHz at the MODE/SYNC input forces the ISL9110, ISL9112 to synchronize to this external clock. The MODE/SYNC input supports standard logic levels.

#### **Buck-Boost Conversion Topology**

The ISL9110, ISL9112 operates in either buck or boost mode. When operating in conditions where VIN is close to VOUT, the ISL9110 alternates between buck and boost mode as necessary to provide a regulated output voltage.



FIGURE 27. BUCK BOOST TOPOLOGY

Figure 27 shows a simplified diagram of the internal switches and external inductor.

#### **PWM Operation**

In buck PWM mode, Switch D is continuously closed, and Switch C is continuously open. Switches A and B operate as a synchronous buck converter when in this mode.

In boost PWM mode, Switch A remains closed and Switch B remains open. Switches C and D operate as a synchronous boost converter when in this mode.

#### **PFM Operation**

During PFM operation in buck mode, Switch D is continuously closed, and Switch C is continuously open. Switches A and B operate in discontinuous mode during PFM operation.

During PFM operation in boost mode, the ISL9110, ISL9112 closes Switch A and Switch C to ramp up the current in the inductor. When inductor current reaches a certain threshold, the device turns off Switches A and C, then turns on Switches B and D. With Switches B and D closed, output voltage increases as the inductor current ramps down.

In most operating conditions, there will be multiple PFM pulses to charge up the output capacitor. These pulses continue until  $V_{OUT}$  has achieved the upper threshold of the PFM hysteretic controller. Switching then stops, and remains stopped until  $V_{OUT}$  decays to the lower threshold of the hysteretic PFM controller.

#### **Operation With VIN Close to VOUT**

When the output voltage is close to the input voltage, the ISL9110, ISL9112 will rapidly and smoothly switch from boost to buck mode as needed to maintain the regulated output voltage. This behavior provides excellent efficiency and very low output voltage ripple.

#### **Output Voltage Programming**

The ISL9110 is available in fixed and adjustable output voltage versions. To use the fixed output version, the VOUT pin must be connected directly to FB.

In the adjustable output voltage version (ISL9110IRTAZ), an external resistor divider is required to program the output voltage. The FB pin has very low input leakage current, so it is possible to use large value resistors (e.g.  $R1 = 1M\Omega$  and  $R2 = 324k\Omega$ ) in the resistor divider connected to the FB input.

The ISL9112 is available in a fixed output version only. The factory programmed output voltage can be changed via the I<sup>2</sup>C interface. Details about the ISL9112 programmable VOUT voltage can be found in the section "Register Description (ISL9112)" on page 13.

#### **Digital Slew Rate Control (ISL9112 only)**

When changing voltages using the  $I^2C$  interface, the ISL9110 can be programmed to control the rate of voltage increase or decrease as it transitions from one voltage setting to the next.

The default configuration disables this digital slew rate feature. To enable the slew rate feature, an  $I^2C$  command is sent to the ISL9112, changing the value of the SLEWRATE bit field to a value other than 0b000. Details about the digital slew rate settings can be found in Table 3.

#### **Register Description (ISL9112)**

The ISL9112 has a two I<sup>2</sup>C accessible control registers that are used to set output voltage, operating mode, and digital slew rate. These registers can be read and written to at any time that the ISL9112 is enabled. Attempts to communicate with the ISL9112 via its I<sup>2</sup>C interface when the ISL9112 is disabled (EN = Low) are not supported.

#### TABLE 1. REGISTER ADDRESS 0x00: VOLTAGE CONTROL

BIT	NAME	TYPE	RESET	DESCRIPTION
4:0	DCDOUT	R/W	00000	V <sub>OUT</sub> programming. See Table 2.
5	ULTRA	R/W	0	Ultrasonic mode select. Not applicable in forced PWM mode: 0: Ultrasonic feature disabled 1: Ultrasonic feature enabled
6	Reserved	R/W	0	
7	I2CEN	R/W	0	I <sup>2</sup> C programming enable bit: 0: Device ignores I <sup>2</sup> C command, and uses last programmed DCDOUT and ULTRA settings; or if no I <sup>2</sup> C communication has occurred since POR, the factory programmed default DCDOUT and ULTRA settings are used. 1: Device uses the I <sup>2</sup> C programmed DCDOUT and ULTRA settings.

Bits DCDOUT[4:0] set the output voltage, as shown in Equation 1 and Table 2. The ISL9112 output voltage range is 1.9V to 5.0V.

$$V_{OUT} = 1.9V + (n \cdot 0.1V)$$
, where n = 0 to 31 (EQ. 1)

A safety mechanism is provided to prevent unintentional changes to the output voltage by errant host software. The MSB of the control register (I2CEN bit, see Table 1) must be set to '1' in order for the ISL9112 to recognize the I<sup>2</sup>C command as valid. If a value of '0' is written to this bit, the I<sup>2</sup>C command is ignored, and output voltage and operating mode will revert to the factory programmed default (3.3V for ISL9112IRTNZ; 5V for ISL9112IRT7Z).

#### TABLE 2. DCDOUT[4:0] VALUE vs OUTPUT VOLTAGE

DCDOUT[4:0]	OUTPUT VOLTAGE (V)
0b00000	1.9
0b00001	2.0
0b00010	2.1
0b00011	2.2
0b00100	2.3
0b00101	2.4
0b00110	2.5
0b00111	2.6
0b01000	2.7
0b01001	2.8
0b01010	2.9
0b01011	3.0
0b01100	3.1
0b01101	3.2
0b01110	3.3
0b01111	3.4
0b10000	3.5
0b10001	3.6

#### TABLE 2. DCDOUT[4:0] VALUE vs OUTPUT VOLTAGE (Continued)

DCDOUT[4:0]	OUTPUT VOLTAGE (V)			
0b10010	3.7			
0b10011	3.8			
0b10100	3.9			
0b10101	4.0			
0b10110	4.1			
0b10111	4.2			
0b11000	4.3			
0b11001	4.4			
0b11010	4.5			
0b11011	4.6			
0b11100	4.7			
0b11101	4.8			
0b11110	4.9			
0b11111	5.0			

#### TABLE 3. REGISTER ADDRESS 0x01: SLEW RATE CONTROL

BIT	NAME	TYPE	RESET	DESCRIPTION
2:0	SLEWRATE	R/W	000	Slew rate control (typ), expressed as $\mu$ s per LSB change in DCDOUT value: 0b000 = 0 $\mu$ s/ $\Delta$ LSB 0b001 = 1.5 $\mu$ s/ $\Delta$ LSB 0b010 = 3.1 $\mu$ s/ $\Delta$ LSB 0b101 = 6.3 $\mu$ s/ $\Delta$ LSB 0b100 = 12.5 $\mu$ s/ $\Delta$ LSB 0b101 = 25 $\mu$ s/ $\Delta$ LSB 0b110 = 50 $\mu$ s/ $\Delta$ LSB 0b111 = 100 $\mu$ / $\Delta$ LSB
7:3	Reserved	R/W	00000	

### I<sup>2</sup>C Serial Interface (ISL9112)

The ISL9112 supports a bi-directional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is the master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL9112 operates as a slave device in all applications.

All communication over the  $I^2C$  interface is conducted by sending the MSB of each byte of data first.

#### **Protocol Conventions**

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see Figure 28). Upon power-up of the ISL9112, the SDA pin is in the input mode.

All I<sup>2</sup>C interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The ISL9112 continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (see Figure 28). A START condition is ignored during the power-up sequence and when EN input is low.

All I<sup>2</sup>C interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (see Figure 28). A STOP condition at the end of a write operation initiates the reconfiguration of the ISL9112's voltage feedback loop as necessary to provide the programmed output voltage.

An ACK, Acknowledge, is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (see Figure 29).

The ISL9112 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of a Register Address Byte. The ISL9112 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ACK after receiving a Data Byte of a read operation.

A valid Identification Byte contains 0b0011100 as the seven MSBs, corresponding to the ISL9112 I<sup>2</sup>C Slave Address. The LSB of the Identification byte is the Read/Write bit. Its value is "1" for a Read operation, and "0" for a Write operations (see Table 4).

TABLE A IDENTIFICATION DVTC CODMAT

TABLE 4. IDENTIFICATION BY TE FORMAT							
0	0	1	1	1	0	0	R/W
(MSB)							(LSB)
					`		
	:	SCL			$\sum_{i \leq j}$	/	/ \
					))		

#### Write Operation

A Write operation requires a START condition, followed by a valid Identification Byte (containing the Slave Address with the  $R/\overline{W}$  bit set to 0), a valid Register Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL9112 responds with an ACK. The master will then send a STOP to complete the command.

STOP conditions that terminate write operations must be sent by the master after sending at least 1 full data byte and its associated ACK signal. If a STOP condition is issued in the middle of a data byte, or before 1 full data byte + ACK is sent, then the ISL9112 will ignore the command, and not change output voltage or other settings.

#### **Read Operation**

A Read operation is shown in Figure 31. It consists of 4 bytes. The host generates a START condition, then transmits an Identification byte (containing the Slave Address with the  $R/\overline{W}$  bit set to 0). The ISL9112 responds with an ACK. The host then transmits the Register Address byte, and the ISL9112 responds with another ACK.

The host then generates a Repeat START condition, or a STOP condition followed by a START condition. The host then transmits an Identification byte (containing the Slave Address with the  $R/\overline{W}$  bit set to 1). The ISL9112 responds with an ACK, indicating it is ready to begin providing the requested data.

The ISL9112 then transmits the data byte by asserting control of the SDA pin while the host generates clock pulses on the SCL pin. When transmission of the data byte is complete, the host generates a NACK condition followed by a STOP condition. This completes the  $I^2C$  Read operation.

The ISL9112 register map supports only one register, at register address 0x00. Attempts to read other register addresses are not supported, and should not be attempted. Similarly,  $I^2C$  block reads and writes are not supported by the ISL9112. The ISL9112 has only one register to read or write, therefore block reads and writes are not necessary.



FIGURE 28. VALID DATA CHANGES, START AND STOP CONDITIONS

### ISL9110, ISL9112











FIGURE 31. I<sup>2</sup>C REGISTER READ PROTOCOL

(EQ. 2)

## **Applications Information**

#### **Component Selection**

The ISL9112 and the fixed-output versions of the ISL9110 require only three external power components to implement the buck boost converter: an inductor, an input capacitor, and an output capacitor.

The adjustable ISL9110 versions require three additional components to program the output voltage. Two external resistors program the output voltage, and a small capacitor is added to improve stability and response.

An optional input supply filtering capacitor ("C3" in Figure 32) can be used to reduce the supply noise on the VIN pin, which provides power to the internal reference. In most applications, this capacitor is not needed.



FIGURE 32. TYPICAL ISL9110IRTAZ APPLICATION

#### **Output Voltage Programming, Adj. Version**

Setting and controlling the output voltage of the ISL9110IRTAZ (adjustable output version) can be accomplished by selecting the external resistor values.

Equation 2 can be used to derive the R1 and R2 resistor values:

$$V_{OUT} = 0.8V \bullet \left(1 + \frac{R1}{R2}\right)$$

When designing a PCB, include a GND guard band around the feedback resistor network to reduce noise and improve accuracy and stability. Resistors R1 and R2 should be positioned close to the FB pin.

#### **Feed-Forward Capacitor Selection**

A small capacitor in parallel with resistor R1 is required to provide the specified load and line regulation. The suggested value of this capacitor is 56pF for R1 =  $1M\Omega$ . An NPO type capacitor is recommended.

#### **Non-Adjustable Version FB Pin Connection**

The fixed output versions of the ISL9110 and the I<sup>2</sup>C-adjustable ISL9112 do not require external resistors or a capacitor on the FB pin. Simply connect VOUT to FB, as shown in Figure 33.





#### **Inductor Selection**

An inductor with high frequency core material (e.g. ferrite core) should be used to minimize core losses and provide good efficiency. The inductor must be able to handle the peak switching currents without saturating.

A 2.2 $\mu$ H inductor with ≥2.4A saturation current rating is recommended. Select an inductor with low DCR to provide good efficiency. In applications where radiated noise must be minimized, a toroidal or shielded inductor can be used.

MANUFACTURER	SERIES	WEBSITE
Coilcraft	LPS4018	www.coilcraft.com
Murata	LQH44P	www.murata.com
Taiyo Yuden	NRS4018 NRS5012	www.t-yuden.com
Sumida	CDRH3D23/HP CDRH4D22/HP	www.sumida.com
Toko	DEM3518C	www.toko.co.jp

#### TABLE 5. INDUCTOR VENDOR INFORMATION

#### **PVIN and VOUT Capacitor Selection**

The input and output capacitors should be ceramic X5R type with low ESL and ESR. The recommended input capacitor value is  $10\mu$ F. The recommended VOUT capacitor value is  $10\mu$ F to  $22\mu$ F.

#### TABLE 6. CAPACITOR VENDOR INFORMATION

MANUFACTURER	SERIES	WEBSITE
AVX	X5R	www.avx.com
Murata	X5R	www.murata.com
Taiyo Yuden	X5R	www.t-yuden.com
ток	X5R	www.tdk.com

#### **Application Example 1.**

An application using the fixed-output ISL9110IRTNZ is shown in Figure 34. This application requires only three external components.



FIGURE 34. TYPICAL ISL9110IRTNZ APPLICATION

#### **Application Example 2.**

An application requiring  $V_{OUT}$  = 3.0V, using the adjustable-output ISL9110IRTAZ is shown in Figure 35. This application requires six external components.



FIGURE 35. TYPICAL ISL9110IRTAZ APPLICATION

#### **Application Example 3.**

An application requiring  $V_{OUT} = 3.3V$ , using the I<sup>2</sup>C-controllable ISL9112IRTNZ is shown in Figure 36. This application requires three external components. Output voltage can be changed via I<sup>2</sup>C control.



FIGURE 36. TYPICAL ISL9112IRTNZ APPLICATION

#### **Recommended PCB Layout**

Correct PCB layout is critical for proper operation of the ISL9110. The input and output capacitors should be positioned as closely to the IC as possible. The ground connections of the input and output capacitors should be kept as short as possible, and should be on the component layer to avoid problems that are caused by high switching currents flowing through PCB vias.



FIGURE 37. RECOMMENDED PCB LAYOUT

#### The TDFN Package Requires Additional PCB Layout Rules for the Thermal Pad

The thermal pad is electrically connected to the PGND supply. Its primary function is to provide heat sinking for the IC. However, because of the connection to PGND, the thermal pad must be tied to the GND supply to prevent unwanted current flow to the thermal pad. Maximum AC performance is achieved if the thermal pad is attached to a dedicated ground layer in a multi-layered PC board.

The thermal pad requirements are proportional to power dissipation and ambient temperature. A dedicated layer eliminates the need for individual thermal pad area. When a dedicated layer is not possible, an isolated thermal pad on another layer should be used. Pad area requirements should be evaluated on a case by case basis.

#### **General PowerPAD Design Considerations**

The following is an example of how to use vias to remove heat from the IC.



FIGURE 38. PCB VIA PATTERN

We recommend that you fill the thermal pad area with vias. Fill the thermal pad area with vias that are spaced 3x their radius (typically), center-to-center, from each other. Keep the vias small but not so small that their inside diameter prevents solder wicking through the holes during reflow.

It is important that the vias have a low thermal resistance for efficient heat transfer. Do not use "thermal relief" patterns to connect the vias to the ground plane. Instead use a solid connection with no gaps for improved thermal performance.

## **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE		
June 28, 2012	FN7649.2	Corrected Application Note titles in "Related Literature" on page 1.		
May 17, 2012		On page 2, pin configuration diagrams, changed "MODE" to "MODE/SYNC". On page 3, added ISL9110BIRTAZ to ordering table. On page 3, added "Hiccup Mode" column in ordering table. On page 3, corrected Evaluation Board numbers. On page 13, corrected "EN/SYNC", to "MODE/SYNC" in "External Synchronization"		
August 30, 2011	FN7649.1	Page 3: Removed "ISL9110EVAL1Z" from "Ordering Information" table Added "ISL9110IRTAZ-EVAL1Z" to "Ordering Information" table Added "ISL9110IRTNZ-EVAL1Z" to "Ordering Information" table Added "ISL9110IRT7Z-EVAL1Z" to "Ordering Information" table Added "ISL9112IRT7Z-EVAL1Z" to "Ordering Information" table "Inductor Selection" on page 17: Corrected "A 10µH inductor" to "A 2.2µH inductor"		
June 16, 2011	FN7649.0	Initial release.		

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <u>www.intersil.com/products</u> for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <u>ISL9110</u>, <u>ISL9112</u>

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at http://rel.intersil.com/reports/search.php

For additional products, see <u>www.intersil.com/product\_tree</u>

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## **Package Outline Drawing**

#### L12.3x3C

12 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE (0.4mm PITCH) Rev 0, 11/09



- 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Dimension applies to the metallized terminal and is measured 4. between 0.15mm and 0.25mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.