

# 2.5 V or 3.3 V, 200 MHz, 1:18 Clock Distribution Buffer

#### **Features**

- 200 MHz clock support
- LVPECL or LVCMOS/LVTTL clock input
- LVCMOS/LVTTL compatible inputs
- 18 clock outputs: drive up to 36 clock lines
- 60 ps typical output-to-output skew
- Dual or single supply operation:
  - □ 3.3 V core and 3.3 V outputs
  - □ 3.3 V core and 2.5 V outputs
  - □ 2.5 V core and 2.5 V outputs
- Pin compatible with MPC940L, MPC9109
- Available in Commercial and Industrial temperature
- 32-pin TQFP package

# **Functional Description**


The CY29940 is a low-voltage 200 MHz clock distribution buffer with the capability to select either a differential LVPECL or a LVCMOS/LVTTL compatible input clock. The two clock sources can be used to provide for a test clock as well as the primary system clock. All other control inputs are LVCMOS/LVTTL compatible. The eighteen outputs are 2.5 V or 3.3 V LVCMOS/LVTTL compatible and can drive  $50\,\Omega$  series or parallel terminated transmission lines. For series terminated transmission lines, each output can drive one or two traces giving the device an effective fanout of 1:36. Low output-to-output skews make the CY29940 an ideal clock distribution buffer for nested clock trees in the most demanding of synchronous systems.

For a complete list of related documentation, click here.

# **Block Diagram**



# **Pin Configuration**



# **Pin Description**

| Pin  | Name      | PWR  | I/O <sup>[1]</sup> | Description  |
|--|-----------|------|--------------------|--|
| 5  | PECL_CLK  |      | I, PU              | PECL input clock   |
| 6  | PECL_CLK# |      | I, PD              | PECL input clock   |
| 3  | TCLK      |      | I, PD              | External reference/test clock input  |
| 9, 10, 11, 13, 14,<br>15, 18, 19, 20, 22,<br>23, 24, 26, 27, 28,<br>30, 31, 32 | Q(17:0)   | VDDC | 0                  | Clock outputs  |
| 4  | TCLK_SEL  |      | I, PD              | Clock Select Input. When LOW, PECL clock is selected and when HIGH TCLK is selected. |
| 8, 16, 29  | VDDC      |      |                    | 3.3 V or 2.5 V power supply for output clock buffers                                 |
| 7, 21  | VDD       |      |                    | 3.3 V or 2.5 V power supply  |
| 1, 2, 12, 17, 25   | VSS       |      |                    | Common ground  |

Note
1. PD = Internal Pull-Down, PU = Internal Pull-up



### **Maximum Ratings**

Exceeding the maximum ratings<sup>[2]</sup> may impair the useful life of the device. User guidelines are not tested.

| Maximum input voltage relative to $V_{SS} \dots$ | V <sub>SS</sub> – 0.3 V |
|--|-------------------------|
| Maximum input voltage relative to $V_{DD} \dots$ | V <sub>DD</sub> + 0.3 V |
| Storage temperature                              | . –65 °C to +150 °C     |
| Operating temperature                            | –40 °C to +85 °C        |
| Maximum ESD protection                           | 2 kV                    |

| Maximum power supply  | 5.5 V  |
|-----------------------|--------|
| Maximum input current | ±20 mA |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range:

$$V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$$

Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{SS}$  or  $V_{DD}$ ).

#### **DC Parameters**

 $V_{DD}$  = 3.3 V ± 5% or 2.5 V ± 5%,  $V_{DDC}$  = 3.3 V ± 5% or 2.5 V ± 5%,  $T_A$  = -40 °C to +85 °C

| Parameter [2]    | Description                              | Conditions  | Min                   | Тур | Max                   | Unit |  |
|------------------|--|---|-----------------------|-----|-----------------------|------|--|
| V <sub>IL</sub>  | Input low voltage                        |   | V <sub>SS</sub>       | _   | 0.8                   | V    |  |
| V <sub>IH</sub>  | Input high voltage                       |   | 2.0                   | -   | $V_{DD}$              | V    |  |
| I <sub>IL</sub>  | Input low current <sup>[3]</sup>         |   | -                     | -   | -200                  | μΑ   |  |
| I <sub>IH</sub>  | Input high current <sup>[3]</sup>        |   | _                     | _   | 200                   | μΑ   |  |
| V <sub>PP</sub>  | Peak-to-peak input voltage<br>PECL_CLK   |   | 500                   | -   | 1000                  | mV   |  |
| $V_{CMR}$        | Common mode range <sup>[4]</sup>         | V <sub>DD</sub> = 3.3 V                             | V <sub>DD</sub> – 1.4 | _   | V <sub>DD</sub> – 0.6 | V    |  |
|                  | PECL_CLK                                 | V <sub>DD</sub> = 2.5 V                             | V <sub>DD</sub> – 1.0 | -   | V <sub>DD</sub> – 0.6 | V    |  |
| V <sub>OL</sub>  | Output low voltage <sup>[5, 6, 7]</sup>  | I <sub>OL</sub> = 20 mA                             | _                     | -   | 0.5                   | V    |  |
| V <sub>OH</sub>  | Output high voltage <sup>[5, 6, 7]</sup> | I <sub>OH</sub> = -20 mA, V <sub>DDC</sub> = 3.3 V  | 2.4                   | -   | -                     | V    |  |
|                  |  | $I_{OH} = -20 \text{ mA}, V_{DDC} = 2.5 \text{ V}$  | 1.8                   | -   | -                     | V    |  |
| I <sub>DDQ</sub> | Quiescent supply current                 |   | _                     | 5   | 7                     | mA   |  |
| I <sub>DD</sub>  | Dynamic supply current                   | $V_{DD}$ = 3.3 V, Outputs at 150 MHz, $C_L$ = 15 pF | _                     | 285 | -                     | mA   |  |
|                  |  | $V_{DD}$ = 3.3 V, Outputs at 200 MHz, $C_L$ = 15 pF | _                     | 335 | -                     |      |  |
|                  |  | $V_{DD}$ = 2.5 V, Outputs at 150 MHz, $C_L$ = 15 pF | _                     | 200 | _                     |      |  |
|                  |  | $V_{DD}$ = 2.5 V, Outputs at 200 MHz, $C_L$ = 15 pF | _                     | 240 | _                     |      |  |
| Z <sub>out</sub> | Output impedance                         | V <sub>DD</sub> = 3.3 V                             | 8                     | 12  | 16                    | Ω    |  |
|                  |  | V <sub>DD</sub> = 2.5 V                             | 10                    | 15  | 20                    |      |  |
| C <sub>in</sub>  | Input capacitance                        |   | -                     | 4   | -                     | pF   |  |

#### Thermal Resistance

| Parameter [8] | Description                           | Test Conditions   | 32-pin TQFP | Unit |
|---------------|---------------------------------------|---|-------------|------|
| $\theta_{JA}$ | (junction to ambient)                 | Test conditions follow standard test methods and procedures for measuring thermal impedance, in | 67          | °C/W |
| $\theta_{JC}$ | Thermal resistance (junction to case) | accordance with EIA/JESD51.   | 28          | °C/W |

#### Notes

- 2. Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is not required.
- 3. Inputs have pull-up/pull-down resistors that effect input current.
- 4. The VCMR is the difference from the most positive side of the differential input signal. Normal operation is obtained when the "High" input is within the VCMR range and the input lies within the VPP specification. Driving series or parallel terminated 50 Ω (or 50 Ω to V<sub>DD</sub>/2) transmission lines
- 5. Outputs driving 50  $\Omega$  transmission lines.
- 6. See Figure 1 on page 5 and Figure 2 on page 5.
- 7. 50% input duty cycle.
- 8. These parameters are guaranteed by design and are not tested.



### **AC Parameters**[9]

 $V_{DD}$  = 3.3 V ± 5% or 2.5 V ± 5%,  $V_{DDC}$  = 3.3 V ± 5% or 2.5 V ± 5%,  $T_A$  = –40 °C to +85 °C

| Parameter                      | Description Conditions                                |  |                  | Min | Тур | Max | Unit |
|--------------------------------|---|--|------------------|-----|-----|-----|------|
| F <sub>max</sub>               | Input frequency                                       |  | -                | _   | _   | 200 | MHz  |
| t <sub>PD</sub>                | PECL_CLK to Q Delay <sup>[10, 11, 12]</sup> ≤ 150 MHz | V <sub>DD</sub> = 3.3 V, 85 °C         | t <sub>PHL</sub> | 2.0 | -   | 3.2 | ns   |
|                                |   |  | t <sub>PLH</sub> | 2.1 | _   | 3.4 |      |
|                                |   | V <sub>DD</sub> = 3.3 V, 70 °C         | t <sub>PHL</sub> | 1.9 | -   | 3.1 |      |
|                                |   |  | t <sub>PLH</sub> | 2.0 | _   | 3.2 |      |
|                                |   | V <sub>DD</sub> = 2.5 V, 85 °C         | $t_{PHL}$        | 2.5 | _   | 5.2 |      |
|                                |   |  | t <sub>PLH</sub> | 2.6 | _   | 5   |      |
|                                |   | V <sub>DD</sub> = 2.5 V, 70 °C         | $t_{PHL}$        | 2.5 | _   | 5   |      |
|                                |   |  | t <sub>PLH</sub> | 2.6 | _   | 5   |      |
| t <sub>PD</sub>                | LVCMOS to Q Delay <sup>[10, 11, 12]</sup> ≤ 150 MHz   | V <sub>DD</sub> = 3.3 V, 85 °C         | t <sub>PHL</sub> | 1.9 | _   | 3   | ns   |
|                                |   |  | t <sub>PLH</sub> | 2.0 | _   | 3.2 |      |
|                                |   | V <sub>DD</sub> = 3.3 V, 70 °C         | t <sub>PHL</sub> | 1.8 | _   | 2.9 |      |
|                                |   |  | t <sub>PLH</sub> | 1.8 | _   | 3.1 |      |
|                                |   | V <sub>DD</sub> = 2.5 V, 85 °C         | t <sub>PHL</sub> | 2.5 | _   | 4   |      |
|                                |   |  | t <sub>PLH</sub> | 2.5 | _   | 4   |      |
|                                |   | V <sub>DD</sub> = 2.5 V, 70 °C         | $t_{PHL}$        | 2.3 | _   | 3.8 |      |
|                                |   |  | t <sub>PLH</sub> | 2.3 | _   | 3.8 |      |
| t <sub>J</sub>                 | Total jitter  | V <sub>DD</sub> = 3.3 V @ 150 MHz      |                  | _   | _   | 10  | ps   |
| FoutDC                         | Output duty cycle <sup>[10, 11, 13]</sup>             | FCLK < 134 MHz                         |                  | _   | _   | 55  | %    |
|                                |   | FCLK > 134 MHz                         |                  | _   | _   | 60  |      |
| T <sub>skew</sub>              | Output-to-output skew <sup>[10, 11]</sup>             | V <sub>DD</sub> = 3.3 V                |                  | _   | 60  | 150 | ps   |
|                                |   | V <sub>DD</sub> = 2.5 V                |                  | _   | _   | 200 |      |
| T <sub>skew</sub> (pp)         | Part-to-part skew <sup>[14]</sup>                     | PECL, V <sub>DDC</sub> = 3.3 V         |                  | _   | _   | 1.4 | ns   |
|                                |   | PECL, V <sub>DDC</sub> = 2.5 V         |                  | _   | _   | 2.2 |      |
| T <sub>skew</sub> (pp)         | Part-to-part skew <sup>[14]</sup>                     | TCLK, V <sub>DDC</sub> = 3.3 V         |                  | _   | _   | 1.2 | ns   |
|                                |   | TCLK, V <sub>DDC</sub> = 2.5 V         |                  | _   | _   | 1.7 |      |
| T <sub>skew</sub> (pp)         | Part-to-part skew <sup>[15]</sup>                     | PECL_CLK                               |                  | _   | _   | 850 | ps   |
|                                |   | TCLK                                   |                  | _   | _   | 750 | ]    |
| t <sub>R</sub> /t <sub>F</sub> | Output clocks rise/fall time <sup>[10, 11]</sup>      | 0.7 V to 2.0 V, V <sub>DDC</sub> = 3.3 | 3 V              | 0.3 | _   | 1.1 | ns   |
|                                |   | 0.5 V to 1.8 V, V <sub>DDC</sub> = 2.5 | 5 V              | 0.3 | _   | 1.2 | ]    |

- 9. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with loaded outputs.
  10. Outputs driving 50 Ω transmission lines.
  11. See Figure 1 on page 5 and Figure 2 on page 5.
  12. Parameters tested @ 150 MHz.
  13. 50% input duty cycle.
  14. Agrees temperature and yelloge spaces include outputs.

- 14. Across temperature and voltage ranges, includes output skew.
- 15. For a specific temperature and voltage, includes output skew.



Figure 1. LVCMOS\_CLK CY29940 Test Reference for  $V_{CC}$  = 3.3 V and  $V_{CC}$  = 2.5 V




Figure 2. PECL\_CLK CY29940 Test Reference for  $\rm V_{CC}$  = 3.3 V and  $\rm V_{CC}$  = 2.5 V




Figure 3. Propagation Delay (TPD) Test Reference




Figure 4. LVCMOS Propagation Delay (TPD) Test Reference






Figure 5. Output Duty Cycle (FoutDC)






Figure 6. Output-to-Output Skew tsk(0)



# **Ordering Information**

| Part Number | Package Type                | Production Flow              |
|-------------|-----------------------------|------------------------------|
| Pb-free     | •                           |                              |
| CY29940AXI  | 32-pin TQFP                 | Industrial, –40 °C to +85 °C |
| CY29940AXIT | 32-pin TQFP – Tape and Reel | Industrial, –40 °C to +85 °C |
| CY29940AXC  | 32-pin TQFP                 | Commercial, 0 °C to 70 °C    |
| CY29940AXCT | 32-pin TQFP – Tape and Reel | Commercial, 0 °C to 70 °C    |

## **Ordering Code Definitions**






# **Package Drawing and Dimensions**

Figure 7. 32-pin TQFP 7 × 7 × 1.4 mm A32.14

32 Lead Thin Plastic Quad Flatpack 7 X 7 X 1.4mm





# **Acronyms**

| Acronym | Description   |  |  |  |
|---------|---|--|--|--|
| ESD     | electrostatic discharge                             |  |  |  |
| I/O     | input/output  |  |  |  |
| TQFP    | thin quad flat package                              |  |  |  |
| LVCMOS  | low voltage complementary metal oxide semiconductor |  |  |  |
| LVPECL  | low-voltage positive emitter-coupled logic          |  |  |  |
| LVTTL   | low-voltage transistor-transistor logic             |  |  |  |
| TQFP    | thin quad flat pack                                 |  |  |  |

# **Document Conventions**

## **Units of Measure**

| Symbol | Unit of Measure |  |  |
|--------|-----------------|--|--|
| °C     | degree Celsius  |  |  |
| kV     | kilo Volts      |  |  |
| MHz    | Mega Hertz      |  |  |
| μA     | micro Amperes   |  |  |
| mA     | milli Amperes   |  |  |
| mm     | milli meter     |  |  |
| mV     | milli Volts     |  |  |
| ns     | nano seconds    |  |  |
| Ω      | ohms            |  |  |
| %      | percent         |  |  |
| pF     | pico Farad      |  |  |
| ps     | pico seconds    |  |  |
| V      | Volts           |  |  |
| W      | Watts           |  |  |



# **Document History Page**

|      | ocument Title: CY29940, 2.5 V or 3.3 V, 200 MHz, 1:18 Clock Distribution Buffer locument Number: 38-07283 |            |                    |   |  |
|------|---|------------|--------------------|---|--|
| Rev. | ECN No.   | Issue Date | Orig. of<br>Change | Description of Change   |  |
| **   | 111094  | 02/01/02   | BRK                | New data sheet  |  |
| *A   | 116776  | 08/15/02   | HWT                | Incorporate results of final characterization using corporate methods, added output impedance on page 3 and added output duty cycle on page 4. Updated Ordering Information: Add commercial temperature range part numbers. |  |
| *B   | 122875  | 12/21/02   | RBI                | Add power up requirements to maximum rating information   |  |
| *C   | 448379  | See ECN    | RGL                | Add typical value for output-to-output skew Updated Ordering Information: Added Lead-free devices.  |  |
| *D   | 2899304   | 03/25/10   | BASH /<br>KVM      | Updated Ordering Information: Removed inactive parts. Updated Package Drawing and Dimensions.   |  |
| *E   | 3254185   | 05/11/2011 | CXQ                | Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated to new template.  |  |
| *F   | 3548252   | 03/12/2012 | PURU               | Changed LQFP to TQFP throughout document.   |  |
| *G   | 4586288   | 12/03/2014 | PURU               | Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Drawing and Dimensions: Updated Figure 7 (spec 51-85088 – Changed revision from *D to *E).    |  |
| *H   | 4787038   | 06/04/2015 | TAVA               | Updated to new template. Completing Sunset Review.  |  |
| *    | 5258862   | 05/04/2016 | PSR                | Added Thermal Resistance. Updated to new template. Completing Sunset Review.  |  |



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

#### PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2002-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the aliure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.