STF6N95K5



N-channel 950 V, 1 Ω typ., 9 A Zener-protected SuperMESH™ 5 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STF6N95K5	950 V	1.25 Ω	9 A	25 W

- Worldwide best FOM (figure of merit)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

Applications

· Switching applications

Description

This N-channel Zener-protected Power MOSFET is designed using ST's revolutionary avalancherugged very high voltage SuperMESH™ 5 technology, based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance, and ultra-low gate charge for applications which require superior power density and high efficiency.

Table 1. Device summary

Order code	Marking	Packages	Packaging
STF6N95K5	6N95K5	TO-220FP	Tube

Contents STF6N95K5

Contents

1	Electrical ratings	. 3
2	Electrical characteristics	. 4
	2.1 Electrical characteristics (curves)	. 6
3	Test circuits	. 9
4	Package mechanical data	10
5	Revision history	13

STF6N95K5 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate- source voltage	± 30	V
I _D	Drain current (continuous) at T _C = 25 °C	9 ⁽¹⁾	Α
I _D	Drain current (continuous) at T _C = 100 °C	6 ⁽¹⁾	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	36	Α
Ртот	Total dissipation at T _C = 25 °C	90	W
I _{AR} ⁽³⁾	Max current during repetitive or single pulse avalanche	3	А
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AS}$, $V_{DD} = 50$ V)	90	mJ
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T _C =25 °C)	2500	V
dv/dt (4)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (5)	MOSFET dv/dt ruggedness	50	V/ns
T _j T _{stg}	Operating junction temperature Storage temperature	- 55 to 150	°C

- 1. Limited by package.
- 2. Pulse width limited by safe operating area.
- 3. Pulse width limited by T_{Jmax} .
- 4. $I_{SD} \leq 9 \text{ A, di/dt} \leq 100 \text{ A/}\mu\text{s, } V_{DS(peak)} \leq V_{(BR)DSS}$
- 5. $V_{DS} \leq 760 V$

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	5	°C/W
R _{thj-amb}	Thermal resistance junction-amb max	62.5	°C/W

Electrical characteristics STF6N95K5

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0, I _D = 1 mA	950			V
	Zero gate voltage drain current	$V_{GS} = 0, V_{DS} = 950 \text{ V}$			1	μΑ
I _{DSS}		$V_{GS} = 0$, $V_{DS} = 950$ V, $Tc=125$ °C			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 3 A		1	1.25	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	450	-	pF
C _{oss}	Output capacitance	V _{GS} =0, V _{DS} =100 V, f=1 MHz	ı	30	-	pF
C _{rss}	Reverse transfer capacitance	VGS=0, VDS=100 V, 1=1 WH12	-	1.6	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	$V_{GS} = 0$, $V_{DS} = 0$ to 760 V	-	45	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related		-	19	-	pF
R _G	Intrinsic gate resistance	$f = 1MHz, I_D=0$	-	7	-	Ω
Q_g	Total gate charge	V _{DD} = 760 V, I _D = 6 A, V _{GS} =10 V,	-	13	-	nC
Q _{gs}	Gate-source charge		-	3	-	nC
Q _{gd}	Gate-drain charge	(see Figure 16)	-	7	-	nC

^{1.} Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

4

^{2.} energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	12	-	ns
t _r	Rise time	V_{DD} = 475 V, I_{D} = 3 A, R_{G} =4.7 Ω , V_{GS} =10 V (see Figure 18)	-	12	-	ns
t _{d(off)}	Turn-off delay time		-	33	-	ns
t _f	Fall time		-	21	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		9	Α
I _{SDM}	Source-drain current (pulsed)		-		36	Α
V _{SD} ⁽¹⁾	Forward on voltage I _{SD} = 6 A, V _{GS} =0		-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 6 A, V _{DD} = 60 V	-	372		ns
Q_{rr}	Reverse recovery charge	$di/dt = 100 A/\mu s$,	-	4		μ C
I _{RRM}	Reverse recovery current	(see Figure 17)	-	22		Α
t _{rr}	Reverse recovery time	I _{SD} = 6 A,V _{DD} = 60 V	-	522		ns
Q _{rr}	Reverse recovery charge	di/dt=100 A/μs, Tj=150 °C	-	5		μC
I _{RRM}	Reverse recovery current	(see Figure 17)	-	20		Α

^{1.} Pulsed: pulse duration = 300μ s, duty cycle 1.5%

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{mA}, I_D = 0$	30	1	1	V

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

Electrical characteristics STF6N95K5

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance




Figure 4. Output characteristics

10

100

V_{DS}(V)

0.0

AM07108v1 ID(A) Vgs=10V 12 10 8 7V 6 6V 2 5V 0 5 0 10 15 20 25 V_{DS}(V)

Figure 5. Transfer characteristics




Figure 6. Gate charge vs gate-source voltage





Figure 7. Static drain-source on-resistance



577

6/14

Figure 8. Capacitance variations




Figure 9. Output capacitance stored energy




Figure 10. Normalized gate threshold voltage vs temperature


10

0.1

VDS(V)

100

Figure 11. Normalized on-resistance vs temperature








Figure 12. Source-drain diode forward characteristics


Figure 13. Normalized $V_{(BR)DSS}$ vs temperature





Electrical characteristics STF6N95K5

Figure 14. Maximum avalanche energy vs starting Tj



STF6N95K5 Test circuits

3 Test circuits

Figure 15. Switching times test circuit for resistive load

Figure 16. Gate charge test circuit




Figure 17. Test circuit for inductive load switching and diode recovery times

Figure 18. Unclamped inductive load test circuit





Figure 19. Unclamped inductive waveform

Figure 20. Switching time waveform



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.



-*B*-Dia L6 L2 *L7* L3 F1 **L4** F2 Ε -G1-7012510_Rev_K_B

Figure 21. TO-220FP drawing

Table 9. TO-220FP mechanical data

Dim		mm			
Dim.	Min.	Тур.	Max.		
Α	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
Е	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Ø	3		3.2		

STF6N95K5 Revision history

5 Revision history

Table 10. Document revision history

Date	Revision	Changes
27-May-2014	1	First release. Part number previously included in datasheet DocID16958

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

DocID026412 Rev 1 14/14

