

**FEATURES:**


- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- $V_{cc} = 3.3V \pm 0.3V$ , Normal Range, or  $V_{cc} = 2.7V$  to  $3.6V$ , Extended Range
- CMOS power levels ( $0.4\mu\text{W}$  typ. static)
- Rail-to-rail output swing for increased noise margin
- Low Ground Bounce ( $0.3V$  typ.)
- Inputs (except I/O) can be driven by 3.3V or 5V components
- Available in TSSOP package

**DESCRIPTION:**

The FCT163827 20-bit buffer is built using advanced dual metal CMOS technology. These 20-bit bus drivers provide high-performance bus interface buffering for wide data/address paths or busses carrying parity. Two pairs of NAND-ed output enable controls offer maximum control flexibility and are organized to operate the device as two 10-bit buffers or one 20-bit buffer. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT163827 has series current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times, reducing the need for external series terminating resistors.

The inputs of the FCT163827 can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V supply system.

**FUNCTIONAL BLOCK DIAGRAM**


## PIN CONFIGURATION

1 $\overline{OE}_1$	1	56	1 $\overline{OE}_2$
1Y1	2	55	1A1
1Y2	3	54	1A2
GND	4	53	GND
1Y3	5	52	1A3
1Y4	6	51	1A4
VCC	7	50	VCC
1Y5	8	49	1A5
1Y6	9	48	1A6
1Y7	10	47	1A7
GND	11	46	GND
1Y8	12	45	1A8
1Y9	13	44	1A9
1Y10	14	43	1A10
2Y1	15	42	2A1
2Y2	16	41	2A2
2Y3	17	40	2A3
GND	18	39	GND
2Y4	19	38	2A4
2Y5	20	37	2A5
2Y6	21	36	2A6
VCC	22	35	VCC
2Y7	23	34	2A7
2Y8	24	33	2A8
GND	25	32	GND
2Y9	26	31	2A9
2Y10	27	30	2A10
2 $\overline{OE}_1$	28	29	2 $\overline{OE}_2$

TSSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to 7	V
VTERM <sup>(4)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +60	mA

### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. Input terminals.
4. Outputs and I/O terminals.

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $F = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0\text{V}$	3.5	6	pF
COUT	Output Capacitance	$V_{OUT} = 0\text{V}$	3.5	8	pF

### NOTE:

1. This parameter is measured at characterization but not tested.

## PIN DESCRIPTION

Pin Names	Description
x $\overline{OE}_x$	Output Enable Inputs (Active LOW)
xAx	Data Inputs
xYx	3-State Outputs

## FUNCTION TABLE<sup>(1)</sup>

Inputs			Outputs
x $\overline{OE}_1$	x $\overline{OE}_2$	xAx	xYx
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

### NOTE:

1. H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- Z = High-impedance

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC = 2.7V to 3.6V

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	—	5.5	V
	Input HIGH Level (I/O pins)			2	—	VCC+0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	—	0.8	V
I <sub>IH</sub>	Input HIGH Current (Input pins)	VCC = Max.	VI = 5.5V	—	—	±1	μA
	Input HIGH Current (I/O pins)		VI = VCC	—	—	±1	
I <sub>IL</sub>	Input LOW Current (Input pins)		VI = GND	—	—	±1	
	Input LOW Current (I/O pins)		VI = GND	—	—	±1	
I <sub>OZH</sub>	High Impedance Output Current	VCC = Max.	VO = VCC	—	—	±1	μA
I <sub>OZL</sub>	(3-State Output pins)		VO = GND	—	—	±1	
VIK	Clamp Diode Voltage	VCC = Min., I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
I <sub>ODH</sub>	Output HIGH Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V <sup>(3)</sup>		-36	-60	-110	mA
I <sub>ODL</sub>	Output LOW Current	VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V <sup>(3)</sup>		50	90	200	mA
VOH	Output HIGH Voltage	VCC = Min.	I <sub>OH</sub> = -0.1mA	VCC-0.2	—	—	V
		VIN = VIH or VIL	I <sub>OH</sub> = -3mA	2.4	3	—	
		VCC = 3V	I <sub>OH</sub> = -8mA	2.4 <sup>(5)</sup>	3	—	
VOL	Output LOW Voltage	VCC = Min.	I <sub>OL</sub> = 0.1mA	—	—	0.2	V
		VIN = VIH or VIL	I <sub>OL</sub> = 16mA	—	0.2	0.4	
		VCC = 3V	I <sub>OL</sub> = 24mA	—	0.3	0.55	
		VIN = VIH or VIL	I <sub>OL</sub> = 24mA	—	0.3	0.5	
I <sub>OS</sub>	Short Circuit Current <sup>(4)</sup>	VCC = Max., VO = GND <sup>(3)</sup>		-60	-135	-240	mA
V <sub>H</sub>	Input Hysteresis	—		—	150	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	VCC = Max. VIN = GND or VCC		—	0.1	10	μA

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 3.3V, +25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. VOH = VCC-0.6V at rated current.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = V_{CC} - 0.6V^{(3)}$		—	2	30	$\mu A$
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $x\bar{OE}_1 = x\bar{OE}_2 = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	50	75	$\mu A/\text{MHz}$
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}, \text{Outputs Open}$ $f_I = 10\text{MHz}$ 50% Duty Cycle $x\bar{OE}_1 = x\bar{OE}_2 = \text{GND}$ One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.5	0.7	mA
		$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	—	0.5	0.8		
		$V_{CC} = \text{Max.}, \text{Outputs Open}$ $f_I = 2.5\text{MHz}$ 50% Duty Cycle $x\bar{OE}_1 = x\bar{OE}_2 = \text{GND}$ Twenty Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	2.5	3.7 <sup>(5)</sup>	
		$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	—	2.5	4.1 <sup>(5)</sup>		

### NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at  $V_{CC} = 3.3V$ ,  $+25^\circ C$  ambient.

3. Per TTL driven input. All other inputs at  $V_{CC}$  or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the  $I_C$  formula. These limits are guaranteed but not tested.

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP}/2 + f_I N_I)$$

$I_{CC}$  = Quiescent Current ( $I_{CCL}$ ,  $I_{CH}$  and  $I_{CZ}$ )

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input

$D_H$  = Duty Cycle for TTL Inputs High

$N_I$  = Number of TTL Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$N_{CP}$  = Number of Clock Inputs at  $f_{CP}$

$f_I$  = Input Frequency

$N_I$  = Number of Inputs at  $f_I$


## SWITCHING CHARACTERISTICS OVER OPERATING RANGE<sup>(1)</sup>

Symbol	Parameter	Condition <sup>(2)</sup>	FCT163827A		FCT163827C		Unit
			Min. <sup>(3)</sup>	Max.	Min. <sup>(3)</sup>	Max.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay $xAx$ to $xYx$	$CL = 50\text{pF}$ $RL = 500\Omega$	1.5	8	1.5	4.4	ns
		$CL = 300\text{pF}^{(4)}$ $RL = 500\Omega$	1.5	15	1.5	10	
$t_{PZH}$ $t_{PZL}$	Output Enable Time $x\bar{O}\bar{E}x$ to $xYx$	$CL = 50\text{pF}$ $RL = 500\Omega$	1.5	12	1.5	7	ns
		$CL = 300\text{pF}^{(4)}$ $RL = 500\Omega$	1.5	23	1.5	14	
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time $x\bar{O}\bar{E}x$ to $xYx$	$CL = 5\text{pF}^{(4)}$ $RL = 500\Omega$	1.5	9	1.5	5.7	ns
		$CL = 50\text{pF}$ $RL = 500\Omega$	1.5	10	1.5	6	
$t_{SK(0)}$	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	ns


### NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
4. Propagation Delays and Enable/Disable times are with  $V_{CC} = 3.3V \pm 0.3V$ , Normal Range. For  $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.


## TEST CIRCUITS AND WAVEFORMS



*Test Circuits for All Outputs*



*Set-up, Hold, and Release Times*



*Propagation Delay*


## SWITCH POSITION

Test	Switch
Open Drain	6V
Disable Low	GND
Enable Low	Open
Disable High	GND
Enable High	Open
All Other Tests	Open


**DEFINITIONS:**

$C_L$  = Load capacitance: includes jig and probe capacitance.

$R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.



*Pulse Width*



*Enable and Disable Times*

**NOTES:**

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$ .
3. If  $V_{CC}$  is below 3V, input voltage swings should be adjusted not to exceed  $V_{CC}$ .

## ORDERING INFORMATION

XX	FCT	XXX	XXXX	X	
Temp. Range		Family	Device Type	Package	
				PAG	Thin Shrink Small Outline Package - Green
				827A 827C	Non-Inverting 20-Bit Buffer
				163	Double-Density 3.3Volt
				74	-40°C to +85°C

## Datasheet Document History

09/28/09 Pg. 7      Updated the ordering information by removing the "IDT" notation and non RoHS part.



**CORPORATE HEADQUARTERS**  
6024 Silver Creek Valley Road  
San Jose, CA 95138

*for SALES:*  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

*for Tech Support:*  
[logichelp@idt.com](mailto:logichelp@idt.com)