ETR02013-005

Voltage Detector with Separated Sense Pin & Delay Capacitor Pin

■GENERAL DESCRIPTION

The XC6118 series is a low power consumption voltage detector with high accuracy detection, manufactured using CMOS process and laser trimming technologies.

Since the sense pin is separated from the power supply pin, it allows the IC to monitor the other power supply.

The XC6118 can maintain the state of detection even when voltage of the monitored power supply drops to 0V.

Moreover, a release delay time can be adjusted by the external capacitor connected to the Cd pin.

The V_{OUT} pin is available in both CMOS and N-channel open drain output configurations.

APPLICATIONS

Microprocessor reset circuitry

Charge voltage monitors

- Memory battery back-up switch circuits
- Power failure detection circuits

FEATURES

High Accuracy

Low Power Consumption

Detect Voltage Range Operating Voltage Range Temperature Characteristics Output Configuration Pin Function

Operating Ambient Temperature : -40°C~+85°C Packages **Environmentally Friendly**

:±2%(Detect Voltage≧1.5V) ±30mV(Detect Voltage < 1.5V) : 0.4 µ A TYP. (Detect, V_{IN}=1.0V) $0.8 \,\mu$ A TYP. (Release, V_{IN}=1.0V) : 0.8V~5.0V (0.1V increments) : 1.0V~6.0V : ±100ppm/°C TYP. : CMOS, N-channel open drain : Power supply separation Release delay time adjustable

: USP-4, SOT-25

: EU RoHS Compliant, Pb Free

■TYPICAL APPLICATION CIRCUIT

■TYPICAL PERFORMANCE **CHARACTERISTICS**

Output Voltage vs. Sense Voltage



■ PIN CONFIGURATION



(BOTTOM VIEW)

* In the XC6118xxxA/B series, the dissipation pad should not be short-circuited with other pins.

* In the XC6118xxxC/D series, when the dissipation pad is short-circuited with other pins, connect it to the NC pin (No.2) pin before use.



■ PIN ASSIGNMENT

PIN NU	JMBER	PIN NAME	FUNCTION
USP-4	SOT-25		FUNCTION
1	1	V _{OUT}	Output (Detect "L")
2	5	Cd	Delay Capacitance ^(*1)
2	5	NC	No Connection
3	4	V _{SEN}	Sense
4	3	V _{IN}	Input
5	2	V _{SS}	Ground ^(*2)

NOTE:

*1: With the VSS pin of the USP-4 package, a tab on the backside is used as the pin No.5.

*2: In the case of selecting no built-in delay capacitance pin type, the delay capacitance (Cd) pin will be used as the NC.

■ PRODUCT CLASSIFICATION

Ordering Information

XC6118123456-7^(*1)

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION		
1	Output Configuration		CMOS output		
U	Output Conliguration	Ν	N-ch open drain output		
23	Detect Voltage	08~50	e.g. 18 → 1.8V		
		А	Built-in delay capacitance pin, hysteresis 5% (TYP.)(Standard*)		
	Options	Options		В	Built-in delay capacitance pin, hysteresis less than 1%(Standard*)
4			С	No built-in delay capacitance pin, hysteresis 5% (TYP.) (Semi-custom)	
		D	No built-in delay capacitance pin, hysteresis less than 1% (Semi-custom)		
56-7	Packages	GR-G	USP-4 (3,000/Reel)		
	(Order Unit)	MR-G	SOT-25 (3,000/Reel)		

*When delay function isn't used, open the delay capacitance pin before use.

■BLOCK DIAGRAMS

(1) XC6118CxxA



(2) XC6118CxxB



(3) XC6118NxxA



(4) XC6118NxxB



* Diodes inside the circuits are ESD protection diodes and parasitic diodes.

*The delay capacitance pin (Cd) is not connected to the circuit in the block diagram of XC6118CxxC (semi-custom).

*The delay capacitance pin (Cd) is not connected to the circuit in the block diagram of XC6118CxxD (semi-custom).

*The delay capacitance pin (Cd) is not connected to the circuit in the block diagram of XC6118NxxC (semi-custom).

*The delay capacitance pin (Cd) is not connected to the circuit in the block diagram of XC6118NxxD (semi-custom).



■ABSOLUTE MAXIMUM RATINGS

●XC6118xxxA/B

●XC6118xxxA/B				Ta=25℃
PARAM	IETER	SYMBOL	RATINGS	UNITS
Input Vo	oltage	V _{IN}	V _{SS} -0.3~7.0	V
Output C	Current	I _{OUT}	10	mA
Output Voltage	XC6118C ^(*1)	V	V _{SS} -0.3~V _{IN} +0.3	V
Oulput voltage	XC6118N ^(*2)	- V _{OUT}	V _{SS} -0.3~7.0	v
Sense Pir	n Voltage	V _{SEN}	V _{SS} -0.3~7.0	V
Delay Capacitar	nce Pin Voltage	V _{CD}	V _{SS} -0.3~V _{IN} +0.3	V
Delay Capacitar	nce Pin Current	I _{CD}	5.0	mA
Bower Dissinction	USP-4	Pd	120	mW
Power Dissipation	SOT-25	Fu	250	11100
Operating Ambie	nt Temperature	Та	-40~+85	°C
Storage Ter	nperature	Tstg	-55~+125	°C

●XC6118xxxC/D

Ta=25°C

PARAM	1ETER	SYMBOL	RATINGS	UNITS	
Input Vo	oltage	V _{IN}	V _{SS} -0.3~7.0	V	
Output C	Current	I _{OUT}	10	mA	
	XC6118C ^(*1)	V	V _{SS} -0.3~V _{IN} +0.3	- V	
Output Voltage	XC6118N ^(*2)	V _{OUT}	V _{SS} -0.3~7.0	V	
Sense Pir	n Voltage	V _{SEN}	V _{SS} -0.3~7.0	V	
Power Dissipation	USP-4	Pd	120	mW	
Fower Dissipation	SOT-25	Fu	250	IIIVV	
Operating Ambie	nt Temperature	Та	-40~+85	°C	
Storage Ter	nperature	Tstg	-55~+125	°C	

NOTE:

*1: CMOS output

*2: N-ch open drain output

■ ELECTRICAL CHARACTERISTICS

●XC6118xxxA

PAF	RAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT
Opera	ating Voltage	V _{IN}	$V_{DF(T)}=0.8\sim 5.0V^{(*1)}$	1.0		6.0	V	-
Det	ect Voltage	V _{DF}	V _{IN} =1.0∼6.0V		E-1		V	1
Hyste	eresis Width	V _{HYS}	V _{IN} =1.0~6.0V		E-2		V	1
Det	ect Voltage	$\Delta V_{DF}/$			104		%/V	1
Line	Regulation	$(\Delta V_{IN} \cdot V_{DF})$	V _{IN} =1.0∼6.0V		±0.1		%)/V	U
			$V_{SEN} = V_{DF} \times 0.9$					
Supply	Current 1 ^(*2)	I _{SS1}	V _{IN} =1.0V		0.4	1.0	μA	2
			V _{IN} =6.0V		0.4	1.0		
	(*0)		$V_{SEN}=V_{DF} \times 1.1$					-
Supply	Current 2 ^(*2)	I _{SS2}	V _{IN} =1.0V		0.8	1.6	μA	2
			V _{IN} =6.0V		0.9	1.8		
			$V_{SEN}=0V, V_{DS}=0.5V(Nch)$					
			V _{IN} =1.0V	0.1	0.7			
			V _{IN} =2.0V	0.8	1.6			
		I _{OUT1}	V _{IN} =3.0V	1.2	2.0		mA	3
• •	(*3)		V _{IN} =4.0V	1.6	2.3			
Outpl	ut Current ^(*3)		V _{IN} =5.0V	1.8	2.4			
			V _{IN} =6.0V	1.9	2.5			
			$V_{SEN}=6.0V,$					
		I _{OUT2}	V _{DS} =0.5V(Pch)		-0.30	-0.08	mA	4
			V _{IN} =1.0V		-1.00	-0.70		
			V _{IN} =6.0V					
	CMOS Output		V _{IN} =6.0V, V _{SEN} =0V,		-0.20			
Leakage	(P-ch)	I _{LEAK}	V _{OUT} =0V, Cd: Open				μA	3
Current	N-ch Open Drain	LEAK	V _{IN} =6.0V, V _{SEN} =6.0V,			0.40	μ	٢
	Output		V _{OUT} =6.0V, Cd: Open		0.20	0.40		
		A. \/ /						
Temperatu	re Characteristics	ΔV_{DF}	$-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C$		±100		ppm/°C	1
		$(\Delta T_{opr} \cdot V_{DF})$						
Sense	Resistance (*4)	R _{SEN}	V _{SEN} =5.0V V _{IN} =0V		E-4		MΩ	(5)
Delay	Resistance (*5)		V _{SEN} =6.0V V _{IN} =5.0V	1.0	2.0	2.4	MΩ	6
Delay	Resistance	R _{DELAY}	Cd=0V	1.6	2.0	2.4	IVI 52	ø
Delay c	apacitance pin				000			
Sir	nk Current	I _{CD}	Cd=0.5V, V _{IN} =1.0V		200		μA	6
Delay Capacitance Pin Threshold Voltage			V _{SEN} =6.0V V _{IN} =1.0V	0.4	0.5	0.6		_
		V _{TCD}	V _{SEN} =6.0V V _{IN} =6.0V	2.9	3.0	3.1	V	$\overline{\mathcal{O}}$
Undefined Operation (*6)		V _{UNS}	V _{IN} =V _{SEN} =0~1.0V		0.3	0.4	V	8
			V _{IN} =6.0V, V _{SEN} =6.0V→0V					_
Detect	Delay Time ^(*7)	t _{DF0}	Cd: Open		30	230	μs	9
D. I	Dalas T		V _{IN} =6.0V, V _{SEN} =0V→6.0V		_	_		_
Release	Delay Time ^(*8)	t _{DR0}	Cd: Open		30	200	μs	9

NOTE:

*1: V_{DF (T)}: Nominal detect voltage

*2: Current to the sense resistor is not included.

*3: I_{OUT2} is applied only to the XC6118C series (CMOS output).

*4: It is calculated from the voltage value and the current value of the $V_{\mbox{\scriptsize SEN}}.$

*5: It is calculated from the voltage value of the $V_{\mbox{\scriptsize IN}}$ and the current value of the Cd.

*6: Maximum V_{OUT} voltage when V_{IN} is changed from 0V to 1.0V under connecting the V_{IN} pin to the V_{SEN} pin.

This value is effective only to the XC6118C series (CMOS output).

*7: Delay time from the time of $V_{SEN}=V_{DF}$ to the time of $V_{OUT}= 0.6V$ when the V_{SEN} falls.

*8: Delay time from the time of V_{IN} = V_{DF} + V_{HYS} to the time of V_{OUT} = 5.4V when the V_{SEN} rises.

■ ELECTRICAL CHARACTERISTICS (Continued)

PAF	RAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS
Opera	ating Voltage	V _{IN}	$V_{DF(T)}=0.8\sim 5.0V^{(*1)}$	1.0		6.0	V	-
Dete	ect Voltage	V _{DF}	V _{IN} =1.0~6.0V		E-1		V	1
Hyste	eresis Width	V _{HYS}	V _{IN} =1.0~6.0V		E-3		V	1
	ect Voltage Regulation	$\frac{\Delta V_{DF}}{(\Delta V_{IN} \cdot V_{DF})}$	V _{IN} =1.0~6.0V		±0.1		%/V	1
Supply	Current 1 ^(*2)	I _{SS1}	V _{SEN} =V _{DF} × 0.9 V _{IN} =1.0V V _{IN} =6.0V		0.4 0.4	1.0 1.0	μA	2
Supply	r Current 2 ^(*2)	I _{SS2}	V _{SEN} =V _{DF} × 1.1 V _{IN} =1.0V V _{IN} =6.0V		0.8 0.9	1.6 1.8	μA	2
Outpu	It Current ^(*3)	I _{OUT1}	$V_{SEN}=0V V_{DS}=0.5V(Nch) \\ V_{IN}=1.0V \\ V_{IN}=2.0V \\ V_{IN}=3.0V \\ V_{IN}=4.0V \\ V_{IN}=5.0V \\ V_{IN}=6.0V \\ \end{array}$	0.1 0.8 1.2 1.6 1.8 1.9	0.7 1.6 2.0 2.3 2.4 2.5		mA	3
		I _{OUT2}	V _{SEN} =6.0V V _{DS} =0.5V(Pch) V _{IN} =1.0V V _{IN} =6.0V		-0.30 -1.00	-0.08 -0.70	mA	4
Leakage	CMOS Output (P-ch)	I _{LEAK}	V _{IN} =6.0V, V _{SEN} =0V, V _{OUT} =0V, Cd: Open		-0.20		μA	3
Current	N-ch Open Drain Output		V _{IN} =6.0V, V _{SEN} =6.0V, V _{OUT} =6.0V, Cd: Open		0.20	0.40	,	
Temperatu	re Characteristics	$\begin{array}{c} \Delta V_{\text{DF}} \\ (\Delta T_{\text{opr}} \cdot V_{\text{DF}}) \end{array}$	-40 °C≦T _{opr} ≦85 °C		±100		ppm/°C	1
	Resistance (*4)	R _{SEN}	V _{SEN} =5.0V V _{IN} =0V		E-4	-	MΩ	5
Delay F	Resistance (*5)	R _{DELAY}	V_{SEN} =6.0V V_{IN} =5.0V Cd=0V	1.6	2.0	2.4	MΩ	6
-	apacitance pin k Current	I _{CD}	Cd=0.5V, V _{IN} =1.0V		200		μA	6
	apacitance Pin hold Voltage	V _{TCD}	V _{SEN} =6.0V V _{IN} =1.0V V _{SEN} =6.0V V _{IN} =6.0V	0.4 2.9	0.5 3.0	0.6 3.1	V	Ī
Undefined Operation (*6)		V _{UNS}	$V_{IN}=V_{SEN}=0\sim1.0V$		0.3	0.4	V	8
	Delay Time ^(*7)	t _{DF0}	V _{IN} =6.0V, V _{SEN} =6.0V→0V Cd: Open		30	230	μs	9
Release	Delay Time (*8)	t _{DR0}	V _{IN} =6.0V, V _{SEN} =0V→6.0V Cd: Open		30	200	μs	9

NOTE:

*1: V_{DF (T)}: Nominal detect voltage

*2: Current to the sense resistor is not included.

*3: I_{OUT2} is applied only to the XC6118C series (CMOS output).

*4: It is calculated from the voltage value and the current value of the $V_{\mbox{\scriptsize SEN}}.$

*5: It is calculated from the voltage value of the $V_{\mbox{\scriptsize IN}}$ and the current value of the Cd.

*6: Maximum V_{OUT} voltage when V_{IN} is changed from 0V to 1.0V under connecting the V_{IN} pin to the V_{SEN} pin. This value is effective only to the XC6118C series (CMOS output).

*7: Delay time from the time of $V_{SEN}=V_{DF}$ to the time of $V_{OUT}=$ 0.6V when the V_{SEN} falls.

*8: Delay time from the time of V_{IN}= V_{DF} +V_HYS to the time of V_OUT= 5.4V when the V_SEN rises.

■ ELECTRICAL CHARACTERISTICS (Continued)

●XC6118xxxC

XC6118	xxxC						-	Ta=25°C
PA	RAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS
Opera	ating Voltage	V _{IN}	$V_{DF(T)}$ =0.8~5.0V ^(*1)	1.0		6.0	V	-
Det	ect Voltage	V _{DF}	V _{IN} =1.0~6.0V		E-1		V	1
Hyste	eresis Width	V _{HYS}	V _{IN} =1.0~6.0V		E-2		V	1
Det	ect Voltage	ΔV_{DF}					0/ 0/	
Line	Regulation	$(\Delta V_{IN} \cdot V_{DF})$	V _{IN} =1.0∼6.0V		±0.1		%/V	1
Supply	/ Current 1 ^(*2)	I _{SS1}	V _{SEN} =V _{DF} × 0.9 V _{IN} =1.0V V _{IN} =6.0V		0.4 0.4	1.0 1.0	μA	2
Supply	/ Current 2 (*2)	I _{SS2}	$V_{SEN} = V_{DF} \times 1.1$ $V_{IN} = 1.0V$ $V_{IN} = 6.0V$		0.8 0.9	1.6 1.8	μΑ	2
Outpo	ut Current ^(*3)	I _{OUT1}	$V_{SEN}=0V V_{DS}=0.5V(Nch) \\ V_{IN}=1.0V \\ V_{IN}=2.0V \\ V_{IN}=3.0V \\ V_{IN}=4.0V \\ V_{IN}=5.0V \\ V_{IN}=6.0V$	0.1 0.8 1.2 1.6 1.8 1.9	0.7 1.6 2.0 2.3 2.4 2.5		mA	3
		I _{OUT2}	V _{SEN} =6.0V V _{DS} =0.5V(Pch) V _{IN} =1.0V V _{IN} =6.0V		-0.30 -1.00	-0.08 -0.70	mA	4
Leakage	CMOS Output (P-ch)	I _{LEAK}	V _{IN} =6.0V, V _{SEN} =0V, V _{OUT} =0V		-0.20		μA	3
Current	Nch Open Drain Output	LEAK	V _{IN} =6.0V, V _{SEN} =6.0V, V _{OUT} =6.0V		0.20	0.40	μη	3
·	re Characteristics	$\begin{array}{c} \Delta V_{\text{DF}} / \\ (\Delta T_{\text{opr}} \cdot V_{\text{DF}}) \end{array}$	$-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C$		±100		ppm/°C	1
Sense	Resistance (*4)	R _{SEN}	V _{SEN} =5.0V V _{IN} =0V		E-4		MΩ	5
Undefine	ed Operation ^(*5)	V _{UNS}	$V_{IN}=V_{SEN}=0\sim1.0V$		0.3	0.4	V	\bigcirc
Detect	Delay Time ^(*6)	t _{DF0}	V _{IN} =6.0V, V _{SEN} =6.0→0V		30	230	μs	9
Release	e Delay Time ^(*7)	t _{DR0}	V _{IN} =6.0V, V _{SEN} =0→6.0V		30	200	μs	9

NOTE:

- *1: $V_{DF(T)}$: Nominal detect voltage
- *2: Current to the sense resistor is not included.
- *3: I_{OUT2} is applied only to the XC6118C series (CMOS output).
- *4: It is calculated from the voltage value and the current value of the $V_{\mbox{\scriptsize SEN}}.$
- *5: Maximum V_{OUT} voltage when V_{IN} is changed from 0V to 1.0V under connecting the V_{IN} pin to the V_{SEN} pin.
 - This value is effective only to the XC6118C series (CMOS output).
- *6: Delay time from the time of $V_{SEN}=V_{DF}$ to the time of $V_{OUT}=0.6V$ when the V_{SEN} falls.
- *7: Delay time from the time of V_{IN} = V_{DF} + V_{HYS} to the time of V_{OUT} = 5.4V when the V_{SEN} rises.

ELECTRICAL CHARACTERISTICS (Continued)

●XC6118xxxD

Ta=25°C

PA	RAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS
Oper	Operating Voltage V _{IN}		$V_{DF(T)}$ =0.8~5.0V ^(*1)	1.0		6.0	V	-
Det	ect Voltage	V _{DF}	V _{IN} =1.0∼6.0V		E-1		V	1
Hyst	eresis Width	V _{HYS}	V _{IN} =1.0~6.0V		E-3		V	1
	ect Voltage Regulation	$\frac{\Delta V_{DF}}{(\Delta V_{IN} \cdot V_{DF})}$	V _{IN} =1.0~6.0V		±0.1		%/V	1
Supply	y Current 1 ^(*2)	I _{SS1}	V _{SEN} =V _{DF} × 0.9 V _{IN} =1.0V V _{IN} =6.0V		0.4 0.4	1.0 1.0	μA	2
Supply	y Current 2 ^(*2)	I _{SS2}	V _{SEN} =V _{DF} × 1.1 V _{IN} =1.0V V _{IN} =6.0V		0.8 0.9	1.6 1.8	μA	2
Outp	ut Current ^(*3)	I _{OUT1}	$V_{SEN}=0V V_{DS}=0.5V(Nch) \\ V_{IN}=1.0V \\ V_{IN}=2.0V \\ V_{IN}=3.0V \\ V_{IN}=4.0V \\ V_{IN}=5.0V \\ V_{IN}=6.0V \\ \end{array}$	0.1 0.8 1.2 1.6 1.8 1.9	0.7 1.6 2.0 2.3 2.4 2.5		mA	3
		I _{OUT2}	V_{SEN} =6.0V V_{DS} =0.5V(Pch) V_{IN} =1.0V V_{IN} =6.0V		-0.30 -1.00	-0.08 -0.70	mA	4
Leakage	CMOS Output (P-ch)	ILEAK	V _{IN} =6.0V, V _{SEN} =0V, V _{OUT} =0V		-0.20		μA	3
Current	Nch Open Drain Output	LEAK	V _{IN} =6.0V, V _{SEN} =6.0V, V _{OUT} =6.0V		0.20	0.40	μπ	
Temperature Characteristics		$\begin{array}{c} \Delta V_{\text{DF}} \\ (\Delta T_{\text{opr}} \cdot V_{\text{DF}}) \end{array}$	-40 °C≦T _{opr} ≦85 °C		±100		ppm/°C	1
Sense	Resistance (*4)	R _{SEN}	V _{SEN} =5.0V V _{IN} =0V		E-4		MΩ	5
Undefin	ed Operation (*5)	V _{UNS}	$V_{IN}=V_{SEN}=0\sim1.0V$		0.3	0.4	V	$\overline{\mathcal{O}}$
Detect	Delay Time (*6)	t _{DF0}	V _{IN} =6.0V V _{SEN} =6.0→0V		30	230	μs	9
Release	e Delay Time ^(*7)	t _{DR0}	V _{IN} =6.0V V _{SEN} =0→6.0V		30	200	μs	9

NOTE:

*1: V_{DF (T)}: Nominal detect voltage

*2: Current to the sense resistor is not included.

*3: IOUT2 is applied only to the XC6118C series (CMOS output).

*4: It is calculated from the voltage value and the current value of the $V_{\mbox{\scriptsize SEN}}.$

*5: Maximum V_{OUT} voltage when V_{IN} is changed from 0V to 1.0V under connecting the V_{IN} pin to the V_{SEN} pin. This value is effective only to the XC6118C series (CMOS output).

*6: Delay time from the time of $V_{SEN}=V_{DF}$ to the time of $V_{OUT}=$ 0.6V when the V_{SEN} falls.

*7: Delay time from the time of V_{IN}= V_{DF} +V_HYS to the time of V_OUT = 5.4V when the V_SEN rises.

■VOLTAGE CHART

SYMBOL	E	-1	E	-2	E	-3	E	-4
PARAMETER NOMINAL VOLTAGE	DETECT V((\	OLTAGE ^(*1) /)		SIS RANGE (V)	(SIS RANGE (V)		SISTANCE 1Ω)
V _{DF(T)}	V	DF	V	HYS	V	HYS	R	SEN
(V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	TYP.
0.8	0.770	0.830	0.015	0.066		0.008		
0.9	0.870	0.930	0.017	0.074		0.009		
1.0	0.970	1.030	0.019	0.082		0.010		
1.1	1.070	1.130	0.021	0.090		0.011		
1.2	1.170	1.230	0.023	0.098		0.012		
1.3	1.270	1.330	0.025	0.106		0.013	10	20
1.4	1.370	1.430	0.027	0.114		0.014	10	20
1.5	1.470	1.530	0.029	0.122		0.015		
1.6	1.568	1.632	0.031	0.131		0.016		
1.7	1.666	1.734	0.033	0.085		0.017		
1.8	1.764	1.836	0.035	0.147		0.018		
1.9	1.862	1.938	0.037	0.155		0.019		
2.0	1.960	2.040	0.039	0.163		0.020		
2.1	2.058	2.142	0.041	0.171		0.021		
2.2	2.156	2.244	0.043	0.180		0.022		
2.3	2.254	2.346	0.045	0.188		0.023		
2.4	2.352	2.448	0.047	0.196		0.024		
2.5	2.450	2.550	0.049	0.204		0.026		
2.6	2.548	2.652	0.051	0.212		0.027	-	
2.7	2.646	2.754	0.053	0.220		0.028	-	
2.8	2.744	2.856	0.055	0.228		0.029		
2.9	2.842	2.958	0.057	0.237	0	0.030	13	24
3.0	2.940	3.060	0.059	0.245		0.031		
3.1	3.038	3.162	0.061	0.253		0.032	-	
3.2	3.136	3.264	0.063	0.261		0.033	-	
3.3	3.234	3.366	0.065	0.269	-	0.034	-	
3.4	3.332	3.468	0.067	0.277		0.035	-	
3.5	3.430	3.570	0.069	0.286		0.036		
3.6 3.7	3.528 3.626	3.672 3.774	0.071	0.294 0.302		0.037	4	
3.7	3.626	3.774	0.073	0.302		0.038	4	
3.8	3.724	3.876	0.074	0.310		0.039	4	
4.0	3.822	4.080	0.076	0.318	•	0.040		
4.0	3.920 4.018	4.080	0.078	0.326	1	0.041	4	
4.1	4.018	4.182	0.080	0.335	1	0.042	4	
4.2	4.110	4.284	0.082	0.343	-	0.043	1	
4.3	4.214	4.360	0.084	0.351	-	0.044	1	
4.4	4.312	4.488	0.088	0.359		0.045	15	28
4.6	4.410	4.692	0.088	0.307	1	0.040	15	20
4.0	4.606	4.092	0.090	0.375	1	0.047	1	
4.7	4.000	4.794	0.092	0.384	1	0.048	1	
4.8	4.802	4.890	0.094	0.392	1	0.049	1	
5.0	4.900	5.100	0.090	0.400		0.050	1	

NOTE:

*1: When VDF(T) \leq 1.4V, the detection accuracy is ±30mV. When VDF(T) \geq 1.5V, the detection accuracy is ±2%.

■TEST CIRCUITS

Circuit 1



Circuit 3



Circuit 5



Circuit 7



$R_{PULL} = 100 k \Omega$ (No resistor needed for CMOS output products)







VIN

VOUT



Circuit 2







Circuit 8



Circuit 9



TOIREX 11/20

■OPERATIONAL EXPLANATION

A typical circuit example is shown in Figure 1, and the timing chart of Figure 1 is shown in Figure 2.



*The XC6118N series (N-ch open drain output) requires a pull-up resistor for pulling up output.

Figure 1: Typical application circuit example



Figure 2: The timing chart of Figure 1

- As an early state, the sense pin is applied sufficiently high voltage (6.0V MAX.) and the delay capacitance (Cd) is charged to the power supply input voltage, (VIN: 1.0V MIN., 6.0V MAX.). While the sense pin voltage (VSEN) starts dropping to reach the detect voltage (VDF) (VSEN>VDF), the output voltage (VOUT) keeps the "High" level (=VIN).
 * If a pull-up resistor of the XC6118N series (N-ch open drain) is connected to added power supply different from the input voltage pin, the "High" level will be a voltage value where the pull-up resistor is connected.
- 2 When the sense pin voltage keeps dropping and becomes equal to the detect voltage (VSEN =VDF), an N-ch transistor (M1) for the delay capacitance (Cd) discharge is turned ON, and starts to discharge the delay capacitance (Cd). An inverter (Inv.1) operates as a comparator of the reference voltage VIN, and the output voltage changes into the "Low" level (=VSS). The detect delay time [t_{DF}] is defined as time which ranges from VSEN=VDF to the VOUT of "Low" level (especially, when the Cd pin is not connected: t_{DF0}).
- ③ While the sense pin voltage keeps below the detect voltage, the delay capacitance (Cd) is discharged to the ground voltage (=Vss) level. Then, the output voltage maintains the "Low" level while the sense pin voltage increases again to reach the release voltage (VSEN< VDF +VHYS).</p>

■OPERATIONAL EXPLANATION (Continued)

- ④ When the sense pin voltage continues to increase up to the release voltage level (VDF+VHYS), the N-ch transistor (M1) for the delay capacitance (Cd) discharge will be turned OFF, and the delay capacitance (Cd) will start discharging via a delay resistor (R_{DELAY}). The inverter (Inv.1) will operate as a comparator (Rise Logic Threshold: VTLH=VTCD, Fall Logic Threshold: VTHL=VSS) while the sense pin voltage keeps higher than the detect voltage (VSEN > VDF).
- (5) While the delay capacitance pin voltage (VCD) rises to reach the delay capacitance pin threshold voltage (VTCD) with the sense pin voltage equal to the release voltage or higher, the sense pin will be charged by the time constant of the RC series circuit. Assuming the time to the release delay time (t_{DR}), it can be given by the formula (1).

$$t_{DR} = -R_{DELAY} \times Cd \times ln(1 - V_{TCD}/V_{IN}) \quad \cdots (1)$$

The release delay time can also be briefly calculated with the formula (2) because the delay resistance is $2.0M \Omega$ (TYP.) and the delay capacitance pin threshold voltage is VIN /2 (TYP.)

$$t_{DR} = R_{DELAY} \times Cd \times 0.69 \quad \cdots (2)$$

* : R_{DELAY} is 2.0M Ω (TYP.)

As an example, presuming that the delay capacitance is 0.68 μ F, t_{DR} is :

$$2.0 \times 10^{6} \times 0.68 \times 10^{-6} \times 0.69 = 938(ms)$$

- * Note that the release delay time may remarkably be short when the delay capacitance (Cd) is not discharged to the ground (=VSS) level because time described in ③ is short.
- When the delay capacitance pin voltage reaches to the delay capacitance pin threshold voltage (VCD=VTCD), the inverter (Inv.1) will be inverted. As a result, the output voltage changes into the "High" (=VIN) level. t_{DR0} is defined as time which ranges from VSEN=VDF+VHYS to the VOUT of "High" level without connecting to the Cd.
- While the sense voltage is higher than the detect voltage (VSEN > VDF), the delay capacitance pin is charged until the delay capacitance pin voltage becomes the input voltage level. Therefore, the output voltage maintains the "High"(=VIN) level.

Function Chart

Maria	Cd	TRANSITIC	TRANSITION OF VOUT CONDITION *1			
V _{SEN}	Cu	1		2		
	L	1				
	Н	L	⇒	1		
L	L	Ц	~	L		
	Н	11				
Н	L	1	⇒	L		
	Н	L	⇒			
	L	Ц	1	Н		
	Н	17	7			

*1: V_{OUT} transits from condition 1 to 2 because of the combination of V_{SEN} and V_{CD} , V_{IN} .

V_{IN} should be more than the lowest operation voltage.

Example

ex. 1) V_{OUT} ranges from 'L' to 'H' in case of VSEN = 'H' (VDR≧VSEN), Cd='H' (VTCD≧Cd) while VOUT is 'L'.

ex. 2) V_{OUT} maintains 'H' when Cd ranges from 'H' to 'L', VSEN='H' and Cd='L' when V_{OUT} becomes 'H' in ex.1.

Release Delay Time Chart

DELAY	RELEASE DELAY TIME [tDR]	RELEASE DELAY TIME [tDR] *2
CAPACITANCE [Cd]	(TYP.)	(MIN. ~ MAX.)
(<i>μ</i> F)	(ms)	(ms)
0.010	13.8	11.0 ~ 16.6
0.022	30.4	24.3 ~ 36.4
0.047	64.9	51.9 ~ 77.8
0.100	138	110 ~ 166
0.220	304	243 ~ 364
0.470	649	519 ~ 778
1.000	1380	1100 ~ 1660

* The release delay time values above are calculated by using the formula (2).

*2: The release delay time (t_{DR}) is influenced by the delay capacitance Cd.

■NOTES ON USE

- 1. Please use this IC within the stated maximum ratings. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
- 2. The power supply input pin voltage drops by the resistance between power supply and the VIN pin, and by through current at operation of the IC. At this time, the operation may be wrong if the power supply input pin voltage falls below the minimum operating voltage range. In CMOS output, for output current, drops in the power supply input pin voltage similarly occur. Moreover, in CMOS output, when the VIN pin and the sense pin are short-circuited and used, oscillation of the circuit may occur if the drops in voltage, which caused by through current at operation of the IC, exceed the hysteresis voltage. Note it especially when you use the IC with the VIN pin connected to a resistor.
- 3. When the setting voltage is less than 1.0V, be sure to separate the VIN pin and the sense pin, and to apply the voltage over 1.0V to the VIN pin.
- 4. Note that a rapid and high fluctuation of the power supply input pin voltage may cause a wrong operation.
- 5. Power supply noise may cause operational function errors, Care must be taken to put the capacitor between V_{IN}-GND and test on the board carefully.
- 6. When there is a possibility of which the power supply input pin voltage falls rapidly (e.g.: 6.0V to 0V) at release operation with the delay capacitance pin (Cd) connected to a capacitor, use a Schottky barrier diode connected between the VIN pin and the Cd pin as the Figure 3 shown below.
- In N channel open drain output, V_{OUT} voltage at detect and release is determined by resistance of a pull up resistor connected at the V_{OUT} pin. Please choose proper resistance values with refer to Figure 4;

During detection: V_{OUT} = V_{PULL} / (1+R_{PULL} / R_{ON}) V_{PULL}: Pull up voltage

R_{ON}(%1) : On resistance of N channel driver M3 can be calculated as V_{DS} / I_{OUT1} from electrical characteristics,

For example, when (\approx 2) R_{ON} = 0.5 / 0.8 × 10⁻³ = 625 Ω (MAX.) at V_{IN}=2.0V, V_{PULL} = 3.0V and V_{OUT} \leq 0.1V at detect, R_{PULL} = (V_{PULL} /V_{OUT}-1) × R_{ON} = (3 / 0.1-1) × 625 \approx 18 k Ω

In this case, R_{PULL} should be selected higher or equal to $18k\Omega$ in order to keep the output voltage less than 0.1V during detection.

- (\otimes 1) R_{ON} is bigger when V_{IN} is smaller, be noted.
- (&2) For calculation, Minimum V_{IN} should be chosen among the input voltage range.

During releasing : $V_{OUT} = V_{PULL} / (1 + R_{PULL} / R_{OFF})$

V_{PULL} : Pull up voltage

 R_{OFF} : On resistance of N channel driver M3 is 15M Ω (MIN.) when the driver is off (as to V_{OUT} / I_{LEAK}) For example : when V_{PULL} = 6.0V and V_{OUT} \geq 5.99V,

 $R_{PULL} = (V_{PULL} / V_{OUT} - 1) \times R_{OFF} = (6/5.99 - 1) \times 15 \times 10^6 = 25 k\Omega$

In this case, R_{PULL} should be selected smaller or equal to 25 k Ω in order to obtain output voltage higher than 5.99V during releasing.

8. Torex places an importance on improving our products and their reliability.

We request that users incorporate fail-safe designs and post-aging protection treatment when using Torex products in their systems.





Figure 3: Circuit example with the delay capacitance pin (Cd) connected to a Schottky barrier diode



TOIREX 13/20

■TYPICAL PERFORMANCE CHARACTERISTICS

(1) Supply Current vs. Sense Voltage



(2) Supply Current vs. Input Voltage



(3) Detect Voltage vs. Ambient Temperature



XC6118C25Ax



(4) Detect Voltage vs. Input Voltage





TOREX 15/20

■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(5) Hysteresis Voltage vs. Ambient Temperature

XC6118C25Ax VIN=4.0V 0.20 0.15 0.15 0.10 0.00 0.10 0.00 0.10 0.00 0.10 0.00 0.10 0.00 0.10 0.00 0.10 0.00 0.10 0.00 0.10 0.00 0.10 0.00 0.10 0.00 0.00 0.00 0.10 0.00 0

(7) Output Voltage vs. Sense Voltage

Ta=25°C 7.0 Output Voltage: VOUT (V) 6.0 VIN=6.0V 5.0 4.0 4.0V 3.0 T 2.0 1.0 1.0V 0.0 -1.0 2 0 1 3 4 5 6 Sense Voltage: VSEN (V)

XC6118C25Ax

(9) Output Current vs. Input Voltage

VDS(Nch)=0.5V 4.0 Output Current: lout (mA) 3.5 Ta=-40°C 3.0 25°C 2.5 2.0 1.5 85°C 1.0 0.5 0.0 0 1 2 3 4 5 6

Input Voltage : VIN (V)

XC6118C25Ax

(6) CD Pin Sink Current vs. Input Voltage



(8) Output Voltage vs. Input Voltage





XC6118N25Ax

■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(10) Delay Resistance vs. Ambient Temperature



(12) Detect Delay Time vs. Delay Capacitance



(14) Leakage Current vs. Supply Voltage



(11) Release Delay Time vs. Delay Capacitance



(13) Leakage Current vs. Ambient Temperature



■ PACKAGING INFORMATION

OUSP-4





●SOT-25

(unit : mm)





●USP-4 Reference Pattern Layout



●USP-4 Reference Metal Mask Design



TOIREX 17/20

■MARKING RULE

●SOT-25

① represents output configuration and integer number of detect voltage

CMOS Output (XC6118C Series) MARK VOLTAGE (V) L 0.X Μ 1.X Ν 2.X Ρ 3.X R 4.X S 5.X

MARK	VOLTAGE (V)
Т	0.X
U	1.X
V	2.X
Х	3.X
Y	4.X
Z	5.X



(TOP VIEW)

2 represents decimal number of detect voltage

(ex.)

MARK	VOLTAGE (V)	AGE (V) PRODUCT SERIES	
3	X.3	XC6118**3***	
0	X.0	XC6118**0***	

③ represents options

MARK	OPTIONS	PRODUCT SERIES
A	Built-in delay capacitance pin with hysteresis 5% (TYP.) (Standard)	XC6118***A**
В	Built-in delay capacitance pin with hysteresis less than 1% (Standard)	XC6118***B**
С	No built-in delay capacitance pin with hysteresis 5% (TYP.) (Semi-custom)	XC6118***C**
D	No built-in delay capacitance pin with hysteresis less than 1% (Semi-custom)	XC6118***D**

(4)(5) represents production lot number

0 to 9 A to Z, or inverted characters of 0 to 9, A to Z repeated.

(G, I, J, O, Q, and W excluded)

*No character inversion used.

■MARKING RULE (Continued)

OUSP-4

1 represents output configuration and integer number of detect voltage

CMOS Output (XC6118C Series)

 MARK
 VOLTAGE (V)

 I
 0 X

L	0.X
М	1.X
Ν	2.X
Р	3.X
R	4.X
S	5.X

 MARK
 VOLTAGE (V)

 T
 0.X

 U
 1.X

 V
 2.X

 X
 3.X

 Y
 4.X

 Z
 5.X

N-ch Open Drain Output (XC6118N Series)



USP-4 (TOP VIEW)

2 represents decimal number of detect voltage

(ex.)

MARK	VOLTAGE (V)	AGE (V) PRODUCT SERIES	
3	X.3	XC6118**3***	
0	X.0	XC6118**0***	

③ represents options

MARK	OPTIONS	PRODUCT SERIES
А	Built-in delay capacitance pin with hysteresis 5% (TYP.) (Standard)	XC6118***A**
В	Built-in delay capacitance pin with hysteresis less than 1% (Standard)	XC6118***B**
С	No built-in delay capacitance pin with hysteresis 5% (TYP.) (Semi-custom)	XC6118***C**
D	No built-in delay capacitance pin with hysteresis less than 1% (Semi-custom)	XC6118***D**

(4) (5) represents production lot number

0 to 9, A to Z or inverted characters of 0 to 9, A to Z repeated.

(G, I, J, O, Q, and W excluded)

*No character inversion used.

- 1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
- 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.
- 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet.
- The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
 (e.g. Atomic energy; aerospace; transport; combustion and associated safety
 - equipment thereof.)
- Please use the products listed in this datasheet within the specified ranges.
 Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
- 6. We assume no responsibility for damage or loss due to abnormal use.
- 7. All rights reserved. No part of this datasheet may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.

TOREX SEMICONDUCTOR LTD.