300V, Dual P-Channel **Enhancement-Mode Lateral MOSFET**

Features

- 300V breakdown voltage
- Integrated gate-to-source resistor
- ► Integrated gate-to-source Zener diode
- Low input capacitance
- Fast switching speeds
- Free from secondary breakdown

Applications

- ► High voltage level translators
- Current sources
- ► High side switches
- Discrete Amplifier

Ordering Information

Part Number	Package Option	Packing
LP1030DK1-G	5-Lead SOT-23	2500/Reel

⁻G denotes a lead (Pb)-free / RoHS compliant package

Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV _{DGS}
Gate-Source voltage	-16V to +1.0V
Operating temperature range	-25°C to 125°C

Absolute Maximum Ratings are those values beyond which damage to the device can occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Typical Thermal Resistance

1) 1 1 1 1 1 1 1 1 1								
Package	$m{ heta}_{ja}$							
5-Lead SOT-23	253°C/W							

Note:

Thermal testboard per JEDEC JESD51-7

General Description

The LP1030D is a dual high voltage P-channel enhancementmode (normally-off) lateral MOSFET. Each MOSFET has integrated gate-to-source resistor and gate-to-source Zener diode. This allows the device to be easily driven with a capacitively coupled gate drive circuit.

The LP1030D utilizes an advanced lateral MOSFET structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices.

Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.


Product Summary

BV _{DSS} (V)	$R_{DS(ON)} \ (typ\ \Omega)$	V _{GS(th)} (max V)	l _{D(ON)} (min mA)
-300	180	-2.4	-50

Pin Configuration



Package Marking



Package may or may not include the following marks: Si or 4



5-Lead SOT-23


P-Channel Electrical Characteristics (T_i = 25°C unless otherwise specified)

Sym	Parameter	Min Typ Max		Units	Conditions			
BV _{DSS}	Drain-to-source breakdown voltage	-300	-	-	V	$V_{GS} = 0V, I_{D} = -2.0 \text{mA}$		
$V_{GS(th)}$	Gate threshold voltage	-1.4	-1.7	-2.4	V	$V_{GS} = V_{DS}$, $I_{D} = -1.0$ mA		
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with temperature	-	-	5.0	mV/°C	$V_{GS} = V_{DS}$, $I_{D} = -1.0$ mA		
R _{gs}	Gate-to-source shunt resistor	15	-	45	kΩ	I _{GS} = -100μA		
V _z	Gate-to-source Zener voltage	16	-	-	V	I _{GS} = -1.0mA		
		-	-	-10	μA	V_{GS} = 0V, V_{DS} = Max rating		
I _{DSS}	Zero gate voltage drain current	-	-	-1.0	mA	V_{DS} = 0.8 Max Rating, V_{GS} = 0V, T_{A} = 125°C		
I _{D(ON)}	On-state drain current	-50	-	-	mA	$V_{GS} = -7.0V, V_{DS} = -25V$		
R _{DS(ON)}	Static drain-to-source on-state resistance	-	180	-	Ω	$V_{GS} = -7.0V, I_{D} = -20mA$		
C _{ISS}	Input capacitance	-	10.8	-		V _{GS} = 0V,		
C _{oss}	Common source output capacitance	-	4.2	-	pF	$V_{DS} = -25V$,		
C _{RSS}	Reverse transfer capacitance	-	3.1	-		f = 1.0MHz		
t _{d(ON)}	Turn-on delay time	-	1.0	-				
t _r	Rise time	-	11.5	-	no	$V_{DD} = -25V,$		
t _{d(OFF)}	Turn-off delay time		3.8	-	ns	$I_D = -50 \text{mA},$ $R_{GEN} = 25 \Omega$		
t,	Fall time	-	16	-		GEN		
V _{SD}	Diode forward voltage drop	-	-	-1.8	V	V _{GS} = 0V, I _{SD} = -25mA		
t _{rr}	Reverse recovery time	-	300	-	ns	V _{GS} = 0V, I _{SD} = -25mA		


Notes:

- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.) All A.C. parameters sample tested.

Switching Waveforms and Test Circuit




Block Diagram



5-Lead SOT-23 Package Outline (K1)

2.90x1.60mm body, 1.45mm height (max), 0.95mm pitch



Note:

 A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	A 1	A2	b	D	E	E1	е	e1	L	L1	L2	θ	θ1
Dimension (mm)	MIN	0.90*	0.00	0.90	0.30	2.75*	2.60*	1.45*	0.95 1.90 BSC BSC		1 11 45	0.60 REF		0 °	5°
	NOM	-	-	1.15	-	2.90	2.80	1.60					0.25 BSC	4 °	10°
	MAX	1.45	0.15	1.30	0.50	3.05*	3.00*	1.75*	ВЗС	ВЗС	0.60	IXLI	ВОС	8 º	15°

JEDEC Registration MO-178, Variation AA, Issue C, Feb. 2000.

Drawings not to scale.

Supertex Doc. #: DSPD-5SOT23K1, Version A041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2014 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.