



# PN533

## Near Field Communication (NFC) controller

Rev. 3.3 — 16 July 2012  
158233

Product short data sheet  
PUBLIC

## 1. General description

The PN533 is a highly integrated transceiver module for contactless communication at 13.56 MHz based on the 80C51 microcontroller core. A dedicated ROM code is implemented to handle different RF protocols.

### 1.1 RF protocols

The PN533 supports four main operating modes:

- ISO/IEC 14443A Reader/Writer (including MIFARE product family)
- ISO/IEC 14443B Reader/Writer
- FeliCa Reader/Writer
- ISO/IEC 18092, ECMA 340 Peer-to-Peer

The PN533 hardware implements a demodulator and decoder for signals from ISO/IEC 14443A compatible cards and transponders. The PN533 hardware handles the complete ISO/IEC 14443A framing and error detection and upper layers of this protocol (i.e. ISO/IEC 14443-4) are implemented in firmware.

The PN533 supports all MIFARE products (e.g. MIFARE crypto method). It supports contactless communication using higher transfer speeds up to 848 kbit/s in both directions.

The PN533 hardware supports layers 2 and 3 of the ISO/IEC 14443B Reader/Writer communication scheme, except anticollision. Anticollision is implemented in firmware as well as upper layers (i.e. ISO/IEC 14443-4).

The PN533 can demodulate and decode FeliCa coded signals. The PN533 handles the FeliCa framing and error detection. It supports contactless communication using FeliCa Higher transfer speeds up to 424 kbit/s in both directions.

Compliant to ECMA 340 and ISO/IEC 18092 NFCIP-1 Passive and Active communication modes, the PN5331B3HN/C270 offers the possibility to communicate to another NFCIP-1 compliant device, at transfer speeds up to 424 kbit/s. The PN533 handles the complete NFCIP-1 framing and error detection.

### 1.2 Interfaces

The PN533 supports USB 2.0 full speed interface (bus powered or host powered mode). PN533 also has a master I<sup>2</sup>C interface enabling the drive of following peripherals:

- An external EEPROM
- A TDA8029 smart card reader



### 1.3 Standards compliancy

PN533 offers commands in order for applications to be compliant in reader mode with “Paypass-ISO/IEC 14443 Implementation v1.1”.

PN533 supports RF protocols ISO/IEC 14443A and B such as compliancy with Smart eID standard can be achieved at application level.

A dedicated command is implemented in PN533 firmware to support NFC secure applications in accordance with “NFC sec Security layer for NFC” specification in order to enable USB wireless or BT enabler applications in a host baseband.

## 2. Features and benefits

- 80C51 microcontroller core with 45056 bytes ROM and 1224 bytes RAM
- Highly integrated demodulator and decoder
- Buffered output drivers to connect an antenna with minimum number of external components
- Integrated RF level detector
- Integrated data mode detector
- Supports ISO/IEC 14443A Reader/Writer mode up to 848 kbit/s
- Supports ISO/IEC 14443B Reader/Writer mode up to 848 kbit/s
- Supports MIFARE encryption in Reader/Writer mode and higher transfer speed communication at 212 kbit/s, 424 kbit/s and 848kbit/s
- Supports contactless communication according to the FeliCa protocol at 212 kbit/s and 424 kbit/s
- Typical operating distance in Reader/Writer mode for communication to ISO/IEC 14443A/MIFARE, ISO/IEC 14443B or FeliCa cards up to 50 mm depending on antenna size and tuning
- Support NFCIP-1 mode up to 424 kbit/s
- Typical operating distance in NFCIP-1 mode up to 50 mm depending on antenna size, tuning and power supply
- Supported USB 2.0 full speed interface
- Restricted I<sup>2</sup>C master interface to control an external I<sup>2</sup>C EEPROM or TDA8029 smart card reader
- Low-power modes
  - ◆ Hard-Power-Down mode
  - ◆ Soft-Power-Down mode
- 27.12 MHz Crystal oscillator
- On-Chip PLL to generate internally 96 MHz for the USB interface
- Power modes
  - ◆ USB bus power mode
  - ◆ 2.5 V to 3.6 V power supply operating range in non-USB bus power mode
- Dedicated IO ports for external device control

### 3. Quick reference data

**Table 1.** Quick reference data

| Symbol         | Parameter                                 | Conditions  | Min             | Typ | Max       | Unit    |    |
|----------------|---|---|-----------------|-----|-----------|---------|----|
| $V_{BUS}$      | bus supply voltage                        |   | 4.02            | 5   | 5.25      | V       |    |
|                |   | (non-USB mode);<br>$V_{BUS} = V_{DDD}$ ; $V_{SSD} = 0$ V                              | 2.5             | 3.3 | 3.6       | V       |    |
| $V_{DDA}$      | analog supply voltage                     | $V_{DDA} = V_{DDD} = V_{DD(TVDD)} =$  | [1]             | 2.5 | 3.3       | V       |    |
| $V_{DDD}$      | digital supply voltage                    | $V_{DD(PVDD)}; V_{SSA} = V_{SSD} =$   | [1]             | 2.5 | 3.3       | V       |    |
| $V_{DD(TVDD)}$ | TVDD supply voltage                       | $V_{SS(PVSS)} = V_{SS(TVSS)} = 0$ V   | [1]             | 2.5 | 3.3       | V       |    |
| $V_{DD(PVDD)}$ | PVDD supply voltage                       |   | 1.6             | -   | 3.6       | V       |    |
| $V_{DD(SVDD)}$ | SVDD supply voltage                       | $V_{SSA} = V_{SSD} = V_{SS(PVSS)} =$<br>$V_{SS(TVSS)} = 0$ V; reserved for future use | $V_{DDD} - 0.1$ | -   | $V_{DDD}$ | V       |    |
| $I_{BUS}$      | bus supply current                        | maximum load current (USB mode); measured on $V_{BUS}$                                |                 |     | 150       | mA      |    |
|                |   | maximum inrush current limitation; at power-up (curlimoff = 0)                        |                 |     | 100       | mA      |    |
| $I_{pd}$       | power-down current                        | $V_{DDA} = V_{DDD} = V_{DD(TVDD)} = V_{DD(PVDD)} = 3$ V; not powered from USB         |                 |     |           |         |    |
|                |   | hard power-down; RF level detector off  |                 |     | 10        | $\mu$ A |    |
|                |   | soft power-down; RF level detector on   |                 |     | 30        | $\mu$ A |    |
| $I_{CCSL}$     | suspended low-power device supply current | RF level detector on, (without resistor on DP/DM)                                     | [1]             | -   | -         | $\mu$ A |    |
| $I_{DDD}$      | digital supply current                    | RF level detector on, $V_{DD(SVDD)}$ switch off                                       | [1]             | -   | 15        | -       | mA |
| $I_{DD(SVDD)}$ | SVDD supply current                       | $V_{DDS} = 3$ V   | -               | -   | 30        | mA      |    |
| $I_{DDA}$      | analog supply current                     | RF level detector on  | -               | 6   | -         | mA      |    |
| $I_{DD(TVDD)}$ | TVDD supply current                       | during RF transmission; $V_{DD(TVDD)} = 3$ V  | -               | 60  | 100       | mA      |    |
| $P_{tot}$      | total power dissipation                   | $T_{amb} = -30$ °C to +85 °C  | -               | -   | 0.55      | W       |    |
| $T_{amb}$      | ambient temperature                       |   | -30             | -   | +85       | °C      |    |

[1]  $V_{DDD}$ ,  $V_{DDA}$  and  $V_{DD(TVDD)}$  must always be at the same supply voltage.

### 4. Ordering information

**Table 2.** Ordering information


| Type number           | Package | Name | Description  | Version  |
|-----------------------|---------|------|--|----------|
| PN5331B3HN/C270[1][2] | HVQFN40 |      | plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body 6 x 6 x 0.85 mm | SOT618-1 |

[1] 70 refers to the ROM code version described in User Manual.

[2] Refer to [Section 9.4 “Licenses”](#)

## 5. Block diagram

The following block diagram describes hardware blocks controlled by PN533 firmware or which can be accessible for data transaction by a host baseband.



## 6. Limiting values

**Table 3. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol         | Parameter                       | Conditions                          | Min  | Max       | Unit |
|----------------|---------------------------------|-------------------------------------|------|-----------|------|
| $V_{DDA}$      | analog supply voltage           |                                     | -0.5 | +4        | V    |
| $V_{DDD}$      | digital supply voltage          |                                     | -0.5 | +4        | V    |
| $V_{DD(TVDD)}$ | TVDD supply voltage             |                                     | -0.5 | +4        | V    |
| $V_{DD(PVDD)}$ | PVDD supply voltage             |                                     | -0.5 | +4        | V    |
| $V_{DD(SVDD)}$ | SVDD supply voltage             |                                     | -0.5 | +4        | V    |
| $V_{BUS}$      | bus supply voltage              |                                     | -0.5 | +5.5      | V    |
| $P_{tot}$      | total power dissipation         |                                     | -    | 500       | mW   |
| $I_{DD(SVDD)}$ | SVDD supply current             | maximum current in $V_{DDS}$ switch | -    | 30        | mA   |
| $V_i$          | input voltage                   | TX1, TX2, RX pins                   | -0.5 | +4        | V    |
| $V_{ESD}$      | electrostatic discharge voltage | HBM                                 | [1]  | $\pm 2.0$ | kV   |
|                |                                 | MM                                  | [2]  | - 200     | V    |
|                |                                 | CDM                                 | [3]  | - $\pm 1$ | kV   |
| $T_{stg}$      | storage temperature             |                                     | -55  | +150      | °C   |
| $T_j$          | junction temperature            |                                     | -40  | +125      | °C   |

[1] 1500 Ω, 100 pF; EIA/JESD22-A114-A

[2] 0.75 mH, 200 pF; EIA/JESD22-A115-A

[3] Field induced model; EIA/JESC22-C101-C

## 7. Abbreviations

**Table 4. Abbreviations**

| Acronym | Description   |
|---------|---|
| CDM     | Charge Device Model                                 |
| CRC     | Cyclic Redundancy Check                             |
| EEPROM  | Electrically Erasable Programmable Read-Only Memory |
| HBM     | Human Body Model                                    |
| HPD     | Hard Power Down                                     |
| MM      | Machine Model                                       |
| NFC     | Near Field Communication                            |
| SPD     | Soft Power-Down Mode                                |

## 8. Revision history

**Table 5. Revision history**

| Document ID        | Release date | Data sheet status   | Change notice | Supersedes         |
|--------------------|--------------|---|---------------|--------------------|
| PN533_SDS v.3.3    | 20120716     | Product short data sheet                                    | -             | PN533_SDS v.3.2    |
| Modifications:     |              | <a href="#">Section 9.4 "Licenses"</a> : updated            |               |                    |
| PN533_SDS v.3.2    | 20120202     | Product short data sheet                                    | -             | PN5331B3HN_SDS_N_1 |
| Modifications:     |              | • <a href="#">Section 1 "General description"</a> : updated |               |                    |
| PN5331B3HN_SDS_N_1 | 20081231     | Product short data sheet<br>PUBLIC                          | -             | -                  |

## 9. Legal information

### 9.1 Data sheet status

| Document status <sup>[1][2]</sup> | Product status <sup>[3]</sup> | Definition  |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet      | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet    | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet        | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 9.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 10. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 9.4 Licenses

### Purchase of NXP ICs with ISO/IEC 14443 type B functionality



This NXP Semiconductors IC is ISO/IEC 14443 Type B software enabled and is licensed under Innovatron's Contactless Card patents license for ISO/IEC 14443 B.

The license includes the right to use the IC in systems and/or end-user equipment.

### RATP/Innovatron Technology

### Purchase of NXP ICs with NFC technology

Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards.

## 9.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**MIFARE** — is a trademark of NXP B.V.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 11. Contents

|           |                              |          |
|-----------|------------------------------|----------|
| <b>1</b>  | <b>General description</b>   | <b>1</b> |
| 1.1       | RF protocols                 | 1        |
| 1.2       | Interfaces                   | 1        |
| 1.3       | Standards compliance         | 2        |
| <b>2</b>  | <b>Features and benefits</b> | <b>2</b> |
| <b>3</b>  | <b>Quick reference data</b>  | <b>3</b> |
| <b>4</b>  | <b>Ordering information</b>  | <b>3</b> |
| <b>5</b>  | <b>Block diagram</b>         | <b>4</b> |
| <b>6</b>  | <b>Limiting values</b>       | <b>5</b> |
| <b>7</b>  | <b>Abbreviations</b>         | <b>5</b> |
| <b>8</b>  | <b>Revision history</b>      | <b>6</b> |
| <b>9</b>  | <b>Legal information</b>     | <b>7</b> |
| 9.1       | Data sheet status            | 7        |
| 9.2       | Definitions                  | 7        |
| 9.3       | Disclaimers                  | 7        |
| 9.4       | Licenses                     | 8        |
| 9.5       | Trademarks                   | 8        |
| <b>10</b> | <b>Contact information</b>   | <b>8</b> |
| <b>11</b> | <b>Contents</b>              | <b>9</b> |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 16 July 2012  
158233