

October 1987 Revised April 2002

CD4538BC Dual Precision Monostable

General Description

The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable, and the control inputs are internally latched. Two trigger inputs are provided to allow either rising or falling edge triggering. The reset inputs are active LOW and prevent triggering while active. Precise control of output pulse-width has been achieved using linear CMOS techniques. The pulse duration and accuracy are determined by external components R_{χ} and C_{χ} . The device does not allow the timing capacitor to discharge through the timing pin on power-down condition. For this reason, no external protection resistor is required in series with the timing pin. Input protection from static discharge is provided on all pins.

Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{CC} (typ.)
- Low power TTL compatibility:
- Fan out of 2 driving 74L or 1 driving 74LS


 New formula:
- $PW_{OUT} = RC$ (PW in seconds, R in Ohms, C in Farads)
- $\pm 1.0\%$ pulse-width variation from part to part (typ.)
- Wide pulse-width range: 1 µs to ∞
- Separate latched reset inputs
- Symmetrical output sink and source capability
- Low standby current: 5 nA (typ.) @ 5 V_{DC}
- Pin compatible to CD4528BC

Ordering Code:

Order Number	Package Number	Package Description					
CD4538BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow					
CD4538BCWM	M16B	16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide					
CD4538BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide					

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram




Truth Table

In	Outputs				
Clear	Α	В	Q	Ια	
L	Х	Х	L	Н	
X	Н	Х	L	Н	
X	Х	L	L	Н	
Н	L	\downarrow	↓		
Н	1	Н	л	7.	

- H = HIGH Level
- L = LOW Level
- ↑ = Transition from LOW-to-HIGH
- ¬¬ = One LOW Level Pulse
- X = Irrelevant

Block Diagram




 $R_{\boldsymbol{X}}$ and $C_{\boldsymbol{X}}$ are External Components

V_{DD} = Pin 16

V_{SS} = Pin 8

Logic Diagram



Theory of Operation




FIGURE 2.

Trigger Operation

The block diagram of the CD4538BC is shown in Figure 1, with circuit operation following.

As shown in Figure 1 and Figure 2, before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor $C_{\boldsymbol{X}}$ completely charged to V_{DD} . When the trigger input A goes from V_{SS} to V_{DD} (while inputs B and C_D are held to V_{DD}) a valid trigger is recognized, which turns on comparator C1 and N-Channel transistor N1⁽¹⁾. At the same time the output latch is set. With transistor N1 on, the capacitor $\mathbf{C}_{\mathbf{X}}$ rapidly discharges toward V_{SS} until V_{REF1} is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor CX begins to charge through the timing resistor, Rx, toward V_{DD}. When the voltage across C_X equals V_{REF2}, comparator C2 changes state causing the output latch to reset (Q goes low) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from V_{DD} to V_{SS} (while input A is at V_{SS} and input C_D is at $V_{DD})^{(2)}$.

It should be noted that in the quiescent state C_X is fully charged to V_{DD} , causing the current through resistor R_X to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the CD4538BC is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of C_X , R_X , or the duty cycle of the input waveform.

Retrigger Operation

The CD4538BC is retriggered if a valid trigger occurs⁽³⁾ followed by another valid trigger⁽⁴⁾ before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from V_{REF1} , but has not yet reached V_{REF2} , will cause an increase in output pulse width T. When a valid retrigger is initiated⁽⁴⁾, the voltage at T2 will again drop to V_{REF1} before progressing along the RC charging curve toward V_{DD} . The Q output will remain high until time T, after the last valid retrigger

Reset Operation

The CD4538BC may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on C_D sets the reset latch and causes the capacitor to be fast charged to V_{DD} by turning on transistor $\mathsf{Q1}^{(5)}$. When the voltage on the capacitor reaches V_{REF2} , the reset latch will clear and then be ready to accept another pulse. If the C_D input is held low, any trigger inputs that occur will be inhibited and the Q and $\overline{\mathsf{Q}}$ outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the C_D input, the output pulse T can be made significantly shorter than the minimum pulse width specification.




FIGURE 3. Retriggerable Monostables Circuitry

FIGURE 4. Non-Retriggerable Monostables Circuitry




FIGURE 5. Connection of Unused Sections

Absolute Maximum Ratings(Note 1)

(Note 2)

DC Supply Voltage (V_{DD}) -0.5 to +18 V_{DC} Input Voltage (V_{IN}) $-0.5 \mbox{V}$ to $\mbox{V}_{\mbox{DD}} + 0.5 \mbox{ V}_{\mbox{DC}}$ -65°C to +150°C

Storage Temperature Range (T_S)

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T_L)

260°C (Soldering, 10 seconds)

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD}) 3 to 15 V_{DC} 0 to $V_{DD} V_{DC}$ Input Voltage (V_{IN}) -55°C to +125°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Operating Temperature Range (T_A)

DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	-5	–55°C		+25°C		+125°C		Units
Symbol	Faranielei	Conditions	Min	Max	Min	Тур	Max	Min	Max	7 011115
I _{DD}	Quiescent	$V_{DD} = 5V$ $V_{IH} = V_{DD}$		20		0.005	5		150	
	Device Current	$V_{DD} = 10V$ $V_{IL} = V_{SS}$		40		0.010	10		300	μΑ
		V _{DD} = 15V All Outputs Open		80		0.015	20		600	
V _{OL}	LOW Level	$V_{DD} = 5V$ $ I_O < 1 \mu A$		0.05		0	0.05		0.05	
	Output Voltage	$V_{DD} = 10V$ $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$		0.05		0	0.05		0.05	V
		V _{DD} = 15V		0.05		0	0.05		0.05	
V _{OH}	HIGH Level	$V_{DD} = 5V$ $ I_O < 1 \mu A$	4.95		4.95	5		4.95		
	Output Voltage	$V_{DD} = 10V$ $V_{IH} = V_{DD}$, $V_{IL} = V_{SS}$	9.95		9.95	10		9.95		V
		V _{DD} = 15V	14.95		14.95	15		14.95		
V _{IL}	LOW Level	I _O < 1 μA								
	Input Voltage	$V_{DD} = 5V$, $V_{O} = 0.5V$ or 4.5V		1.5		2.25	1.5		1.5	
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4.50	3.0		3.0	V
		$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$		4.0		6.75	4.0		4.0	
V _{IH}	HIGH Level	I _O < 1 μA								
	Input Voltage	$V_{DD} = 5V$, $V_{O} = 0.5V$ or 4.5V	3.5		3.5	2.75		3.5		
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	5.50		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	8.25		11.0		
I _{OL}	LOW Level	$V_{DD} = 5V$, $V_{O} = 0.4V$ $V_{IH} = V_{DD}$	0.64		0.51	0.88		0.36		
	Output Current	$V_{DD} = 10V, V_{O} = 0.5V$ $V_{IL} = V_{SS}$	1.6		1.3	2.25		0.9		mA
	(Note 3)	$V_D = 15V, V_O = 1.5V$	4.2		3.4	8.8		2.4		
I _{OH}	HIGH Level	$V_{DD} = 5V, V_{O} = 4.6V$	-0.6		-0.51	-0.88		-0.36		
	Output Current	$V_{DD} = 10V, V_{O} = 9.5V$ $V_{IL} = V_{SS}$	-1.6		-1.3	-2.25		-0.9		mA
	(Note 3)	$V_D = 15V, V_O = 13.5V$	-4.2		-3.4	-8.8		-2.4		
I _{IN}	Input Current,	V _{DD} = 15V, V _{IN} = 0V or 15V		±0.02		±10 ⁻⁵	±0.05		±0.5	μА
	Pin 2 or 14									
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V or 15V		±0.1		±10 ⁻⁵	±0.1		±1.0	μΑ
	Other Inputs									

Note 3: I_{OH} and I_{OL} are tested one output at a time.


AC Electrical Characteristics (Note 4) $T_A=25^{\circ}C,\,C_L=50\;\text{pF, and }t_r=t_f=20\;\text{ns unless otherwise specified}$

Symbol	Parameter	Conditions		Min	Тур	Max	Units
t _{TLH} , t _{THL}	Output Transition Time V _{DD} = 5V			100	200		
		$V_{DD} = 10V$			50	100	ns
		$V_{DD} = 15V$			40	80	
t _{PLH} , t _{PHL}	Propagation Delay Time						
		$V_{DD} = 5V$			300	600	
		$V_{DD} = 10V$			150	300	ns
		$V_{DD} = 15V$			100	220	
		Reset Operation—					
		C_D to Q or \overline{Q}					
		V _{DD} = 5V			250	500	
		$V_{DD} = 10V$			125	250	ns
		V _{DD} = 15V			95	190	
wL, twh	Minimum Input Pulse Width	V _{DD} = 5V			35	70	
	A, B, or C _D	V _{DD} = 10V		30	60	ns	
		$V_{DD} = 15V$			25	50	
t _{RR}	Minimum Retrigger Time				0		
		$V_{DD} = 10V$		0	0	ns	
		$V_{DD} = 15V$				0	
C _{IN}	Input Capacitance	Pin 2 or 14			10		
		Other Inputs			5	7.5	pF
PWOLIT	Output Pulse Width (Q or Q)	$R_X = 100 \text{ k}\Omega$	$V_{DD} = 5V$	208	226	244	
00.	(Note: For Typical Distribution,	$C_X = 0.002 \mu F$	V _{DD} = 10V	211	230	248	μs
	see Figure 6)		V _{DD} = 15V	216	235	254	
		$R_X = 100 \text{ k}\Omega$	V _{DD} = 5V	8.83	9.60	10.37	
		$C_X = 0.1 \mu F$	V _{DD} = 10V	9.02	9.80	10.59	ms
		,	V _{DD} = 15V	9.20	10.00	10.80	
		$R_X = 100 \text{ k}\Omega$	V _{DD} = 5V	0.87	0.95	1.03	
		C _X = 10.0 μF	V _{DD} = 10V	0.89	0.97	1.05	s
			V _{DD} = 15V	0.91	0.99	1.07	
Pulse Width Ma	atch between	R _X = 100 kΩ	V _{DD} = 5V		±1		
Circuits in the Same Package		$C_X = 0.1 \mu F$	$V_{DD} = 10V$		±1		%
$C_X = 0.1 \ \mu F, R_X = 100 \ k\Omega$			$V_{DD} = 15V$		±1		
Operating Con	ditions			I	ı	1	ı
R _X	External Timing Resistance			5.0		(Note 5)	kΩ
C _X	External Timing Capacitance			0		No Limit	pF


Note 4: AC parameters are guaranteed by DC correlated testing.

Note 5: The maximum usable resistance R_X is a function of the leakage of the Capacitor C_X, leakage of the CD4538BC, and leakage due to board layout, surface resistance, etc.


Typical Applications




OUTPUT PULSE WIDTH (NORMALIZED TO MEAN VALUE FOR EACH VDD)
FIGURE 6. Typical Normalized Distribution of Units



V_{DD}, SUPPLY VOLTAGE (VOLTS)
FIGURE 7. Typical Pulse Width Variation as a



OUTPUT DUTY CYCLE (%) FIGURE 8. Typical Total Supply Current Versus Output Duty Cycle, $R_X=100~k\Omega,~C_L=50~pF,~C_X=100~pF,~One~Monostable~Switching~Only$



TA, AMBIENT TEMPERATURE (°C)
FIGURE 9. Typical Pulse Width Error
Versus Temperature





FIGURE 10. Typical Pulse Width Error Versus Temperature



TIMING RC PRODUCT
FIGURE 11. Typical Pulse Width Versus
Timing RC Product

Test Circuits and Waveforms






FIGURE 12. Switching Test Waveforms



 $^{\star}C_L = 50 \text{ pF}$

Input Connections

Characteristics	CD	Α	В
$t_{PLH}, t_{PHL}, t_{TLH}, t_{THL}$ PW_{OUT}, t_{WH}, t_{WL}	V _{DD}	PG1	V _{DD}
t _{PLH} , t _{PHL} , t _{TLH} , t _{THL} PW _{OUT} , t _{WH} , t _{WL}	V _{DD}	V _{SS}	PG2
t _{PLH(R)} , t _{PHL(R)} , t _{WH} , t _{WL}	PG3	PG1	PG2




^{*}Includes capacitance of probes, wiring, and fixture parasitic


Note: Switching test waveforms for PG1, PG2, PG3 are shown in Figure 12.

FIGURE 13. Switching Test Circuit

Test Circuits and Waveforms (Continued)




 $R_X = R_{X}' = 100 \text{ k}\Omega$ $C_X = C_{X}' = 100 \text{ pF}$ $C_1 = C_2 = 0.1 \text{ }\mu\text{F}$



Duty Cycle = 50%

FIGURE 14. Power Dissipation Test Circuit and Waveforms



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.090 $\overline{(18.80 - 19.81)}$ (2.286)16 15 14 13 12 11 10 9 16 15 INDEX AREA 0.250 ± 0.010 $\overline{(6.350 \pm 0.254)}$ PIN NO. 1 PIN NO. 1 1 2 3 4 5 6 7 8 1 2 IDENT IDENT OPTION 01 OPTION 02 0.065 (1.651) 0.130 ± 0.005 0.060 (1.524) TYP 4º TYP OPTIONAL 0.300 - 0.320 (3.302 ± 0.127) (7.620 - 8.128)0.145 - 0.200(3.683 - 5.080)95°±5° 0.008 = 0.016 (0.203 = 0.406) TYP 0.020 $\frac{0.280}{(7.112)}$ (0.508)0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 (0.762 ± 0.381) 0.014 - 0.023 0.100 ± 0.010 (0.325 +0.040 -0.015 (0.356 - 0.584) (2.540 ± 0.254) 0.050 ± 0.010 N16E (REV F) TYP (1.270 ± 0.254)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com