

M29F200BT M29F200BB

2 Mbit (256Kb x8 or 128Kb x16, Boot Block) Single Supply Flash Memory

Features

- Single 5V±10% supply voltage for Program, Erase and Read operations
- Access time: 45, 50, 70, 90ns
- Programming time
- 8µs per Byte/Word typical
- 7 memory blocks
 - 1 Boot Block (Top or Bottom location)
 - 2 parameter and 4 main blocks
- Program/Erase controller
 - Embedded Byte/Word Program algorithm
 - Embedded Multi-Block/Chip Erase algorithm
 - Status Register polling and toggle bits
 - Ready/Busy output pin
- Erase Suspend and Resume modes
 Read and Program another block during Erase Suspend
- Unlock Bypass Program command
 Faster Production/Batch Programming
- Temporary Block Unprotection mode
- Low power consumption
 Standby and Automatic Standby
- 100,000 Program/Erase cycles per block
- 20 years data retention
 - Defectivity below 1 ppm/year
- Electronic Signature
 - Manufacturer code: 0020h
 - Top Device code M29F200BT: 00D3h
 - Bottom Device code: M29F200BB: 00D4h
- ECOPACK[®] packages available



Contents

| 1 | Descr | ription |
|---|--------------------------|---|
| 2 | Signa | Il descriptions |
| | 2.1 | Address Inputs (A0-A16) 10 |
| | 2.2 | Data Inputs/Outputs (DQ0-DQ7) 10 |
| | 2.3 | Data Inputs/Outputs (DQ8-DQ14) 10 |
| | 2.4 | Data Input/Output or Address Input (DQ15A-1) |
| | 2.5 | Chip Enable (Ē) 10 |
| | 2.6 | Output Enable (G) |
| | 2.7 | Write Enable (W) |
| | 2.8 | Reset/Block Temporary Unprotect (RP) 11 |
| | 2.9 | Ready/Busy Output (RB) 11 |
| | 2.10 | Byte/Word Organization Select (BYTE) 11 |
| | 2.11 | V _{CC} Supply Voltage |
| | 2.12 | Vss Ground 12 |
| 3 | Bus o | perations |
| | 3.1 | Bus Read |
| | 3.2 | |
| | J.Z | Bus Write |
| | 3.2 3.3 | Bus Write 13 Output Disable 13 |
| | | |
| | 3.3 | Output Disable |
| | 3.3 3.4 | Output Disable13Standby13 |
| | 3.3 3.4 3.5 | Output Disable13Standby13Automatic Standby14 |
| | 3.3 3.4 3.5 | Output Disable13Standby13Automatic Standby14Special Bus operations14 |
| 4 | 3.3 3.4 3.5 3.6 | Output Disable13Standby13Automatic Standby14Special Bus operations143.6.1Electronic Signature14 |
| 4 | 3.3 3.4 3.5 3.6 | Output Disable13Standby13Automatic Standby14Special Bus operations143.6.1Electronic Signature143.6.2Block Protection and Blocks Unprotection14 |
| 4 | 3.3 3.4 3.5 3.6 | Output Disable13Standby13Automatic Standby14Special Bus operations143.6.1Electronic Signature143.6.2Block Protection and Blocks Unprotection14mand interface16 |
| 4 | 3.3 3.4 3.5 3.6 | Output Disable 13 Standby 13 Automatic Standby 14 Special Bus operations 14 3.6.1 Electronic Signature 14 3.6.2 Block Protection and Blocks Unprotection 14 mand interface 16 4.0.1 Read/Reset command 16 4.0.2 Auto Select command 16 4.0.3 Program command 16 |
| 4 | 3.3 3.4 3.5 3.6 | Output Disable13Standby13Automatic Standby14Special Bus operations143.6.1Electronic Signature143.6.2Block Protection and Blocks Unprotection14 mand interface16 4.0.1Read/Reset command4.0.2Auto Select command16 |



| | | 4.0.6 | Unlock Bypass Reset command |
|----------|--------|-----------|-----------------------------|
| | | 4.0.7 | Chip Erase command |
| | | 4.0.8 | Block Erase command |
| | | 4.0.9 | Erase Suspend command |
| | | 4.0.10 | Erase Resume command |
| 5 | Statu | s registe | er |
| | 5.1 | Data Po | Iling Bit (DQ7) 22 |
| | 5.2 | Toggle E | Bit (DQ6) |
| | 5.3 | Error Bit | 22 (DQ5) |
| | 5.4 | Erase T | imer Bit (DQ3) |
| | 5.5 | Alternat | ive Toggle Bit (DQ2) |
| 6 | Maxir | num rat | ing |
| 7 | DC ar | nd ac pa | rameters |
| 8 | Packa | age Mec | hanical |
| 9 | Part r | numberi | ng |
| Appendix | A B | lock add | dresses |
| 10 | Revis | ion hist | ory |



List of tables

| Table 1. | Signal names |
|-----------|---|
| Table 2. | Bus operations, BYTE = V_{IL} |
| Table 3. | Bus operations, BY I E = V_{IH} 15 |
| Table 4. | Commands, 16-bit mode, BYTE = V_{IH} |
| Table 5. | Commands, 8-bit mode, BYTE = V _{IL} |
| Table 6. | Program, Erase times and Program, Erase endurance cycles |
| | $(T_A = 0 \text{ to } 70^{\circ}C, -40 \text{ to } 85^{\circ}C \text{ or } -40 \text{ to } 125^{\circ}C)21$ |
| Table 7. | Status Register Bits |
| Table 8. | Absolute maximum ratings |
| Table 9. | Operating and ac measurement conditions |
| Table 10. | Capacitance (TA = 25 °C, f = 1 MHz) 28 |
| Table 11. | DC characteristics ($T_A = 0$ to 70°C, -40 to 85°C or -40 to 125°C) |
| Table 12. | Read ac characteristics (TA = 0 to 70°C, -40 to 85°C or -40 to 125°C) 30 |
| Table 13. | Write ac characteristics, Write Enable controlled (TA = 0 to 70 $^{\circ}$ C, |
| | –40 to 85 °C or –40 to 125 °C) |
| Table 14. | Write AC Characteristics, Chip Enable Controlled |
| | (TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C) 32 |
| Table 15. | Reset/Block Temporary Unprotect AC Characteristics |
| | $(TA = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}) \dots 33$ |
| Table 16. | TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Mechanical Data 34 |
| Table 17. | SO44 - 44 lead Plastic Small Outline, 500 mils body width, package mechanical data 35 |
| Table 18. | Ordering information scheme |
| Table 19. | Top Boot block addresses, M29F200BT 37 |
| Table 20. | Bottom Boot Block Addresses, M29F200BB |
| Table 21. | Document revision history |
| | |



List of figures

| Figure 1. | Logic diagram |
|------------|---|
| Figure 2. | SO connections |
| Figure 3. | TSOP connections |
| Figure 4. | Data polling flowchart |
| Figure 5. | Data toggle flowchart |
| Figure 6. | AC testing input output waveform |
| Figure 7. | AC testing load circuit |
| Figure 8. | Read Mode ac waveforms |
| Figure 9. | Write ac waveforms, Write Enable controlled |
| Figure 10. | Write ac waveforms, Chip Enable controlled |
| Figure 11. | Reset/Block Temporary Unprotect ac waveforms |
| Figure 12. | TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, package outline |
| Figure 13. | SO44 - 44 lead Plastic Small Outline, 500 mils body width, package outline 35 |
| | |



1 Description

The M29F200B is a 2 Mbit (256Kb x8 or 128Kb x16) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single 5V supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM. The M29F200B is fully backward compatible with the M29F200.

The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. Each block can be protected independently to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

The blocks in the memory are asymmetrically arranged, see *Table 19* and *Table 20*, Block Addresses. The first or last 64 KBytes have been divided into four additional blocks. The 16 KByte Boot Block can be used for small initialization code to start the microprocessor, the two 8 KByte Parameter Blocks can be used for parameter storage and the remaining 32K is a small Main Block where the application may be stored.

Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic.

The memory is offered in TSOP48 (12 x 20mm) and SO44 packages and it is supplied with all the bits erased (set to '1').

In order to meet environmental requirements, ST offers the M29F200B in ECOPACK[®] packages.

ECOPACK packages are Lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.



| Name | Description | Direction |
|-----------------|------------------------------------|---------------|
| A0-A16 | Address Inputs | Inputs |
| DQ0-DQ7 | Data Inputs/Outputs | Input/Outputs |
| DQ8-DQ14 | Data Inputs/Outputs | Input/Outputs |
| DQ15A-1 | Data Input/Output or Address Input | Input/Output |
| Ē | Chip Enable | Input |
| G | Output Enable | Input |
| W | Write Enable | Input |
| RP | Reset/Block Temporary Unprotect | Input |
| RB | Ready/Busy Output | Output |
| BYTE | Byte/Word Organization Select | Input |
| V _{CC} | Supply Voltage | Supply |
| V _{SS} | Ground | - |
| NC | Not Connected Internally | - |

Table 1. Signal names

Figure 1. Logic diagram



57



Figure 2. SO connections





Figure 3. TSOP connections



57

2 Signal descriptions

See *Figure 1: Logic diagram*, and *Table 1: Signal names*, for a brief overview of the signals connected to this device.

2.1 Address Inputs (A0-A16)

The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine.

2.2 Data Inputs/Outputs (DQ0-DQ7)

The Data Inputs/Outputs output the data stored at the selected address during a Bus Read operation. During Bus Write operations they represent the commands sent to the Command Interface of the internal state machine.

2.3 Data Inputs/Outputs (DQ8-DQ14)

The Data Inputs/Outputs output the data stored at the selected address during a Bus Read operation when $\overline{\text{BYTE}}$ is High, V_{IH} . When $\overline{\text{BYTE}}$ is Low, V_{IL} , these pins are not used and are high impedance. During Bus Write operations the Command Register does not use these bits. When reading the Status Register these bits should be ignored.

2.4 Data Input/Output or Address Input (DQ15A-1)

When $\overrightarrow{\text{BYTE}}$ is High, V_{IH}, this pin behaves as a Data Input/Output pin (as DQ8-DQ14). When $\overrightarrow{\text{BYTE}}$ is Low, V_{IL}, this pin behaves as an address pin; DQ15A–1 Low will select the LSB of the Word on the other addresses, DQ15A–1 High will select the MSB. Throughout the text consider references to the Data Input/Output to include this pin when $\overrightarrow{\text{BYTE}}$ is High and references to the Address Inputs to include this pin when $\overrightarrow{\text{BYTE}}$ is Low except when stated explicitly otherwise.

2.5 Chip Enable (\overline{E})

The Chip Enable, \overline{E} , activates the memory, allowing Bus Read and Bus Write operations to be performed. When Chip Enable is High, V_{IH}, all other pins are ignored.

2.6 Output Enable (G)

The Output Enable, \overline{G} , controls the Bus Read operation of the memory.

2.7 Write Enable (\overline{W})

The Write Enable, \overline{W} , controls the Bus Write operation of the memory's Command Interface.

2.8 Reset/Block Temporary Unprotect (RP)

The Reset/Block Temporary Unprotect pin can be used to apply a Hardware Reset to the memory or to temporarily unprotect all Blocks that have been protected.

A Hardware Reset is achieved by holding Reset/Block Temporary Unprotect Low, V_{IL}, for at least t_{PLPX}. After Reset/Block temporary unprotect goes High, V_{IH}, the memory will be ready for Bus Read and Bus Write operations after t_{PHEL} or t_{RHEL}, whichever occurs last. See the Ready/Busy Output section, *Table 15: Reset/Block Temporary Unprotect AC Characteristics (TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C)* and *Figure 11: Reset/Block Temporary Unprotect ac waveforms*, for more details.

Holding \overline{RP} at V_{ID} will temporarily unprotect the protected Blocks in the memory. Program and Erase operations on all blocks will be possible. The transition from V_{IH} to V_{ID} must be slower than t_{PHPHH}.

2.9 Ready/Busy Output (RB)

The Ready/Busy pin is an open-drain output that can be used to identify when the memory array can be read. Ready/Busy is high-impedance during Read mode, Auto Select mode and Erase Suspend mode.

After a Hardware Reset, Bus Read and Bus Write operations cannot begin until Ready/Busy becomes high-impedance. See *Table 15: Reset/Block Temporary Unprotect AC Characteristics (TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C)* and *Figure 11: Reset/Block Temporary Unprotect ac waveforms*.

During Program or Erase operations Ready/Busy is Low, V_{OL} . Ready/Busy will remain Low during Read/Reset commands or Hardware Resets until the memory is ready to enter Read mode.

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

2.10 Byte/Word Organization Select (BYTE)

The Byte/Word Organization Select pin is used to switch between the 8-bit and 16-bit Bus modes of the memory. When Byte/Word Organization Select is Low, V_{IL} , the memory is in 8-bit mode, when it is High, V_{IH} , the memory is in 16-bit mode.

2.11 V_{CC} Supply Voltage

The V_{CC} Supply Voltage supplies the power for all operations (Read, Program, Erase etc.).

The Command Interface is disabled when the V_{CC} Supply Voltage is less than the Lockout Voltage, V_{LKO} . This prevents Bus Write operations from accidentally damaging the data during power up, power down and power surges. If the Program/Erase Controller is



programming or erasing during this time then the operation aborts and the memory contents being altered will be invalid.

A 0.1µF capacitor should be connected between the V_{CC} Supply Voltage pin and the V_{SS} Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations, I_{CC4}.

2.12 Vss Ground

The $V_{\mbox{\scriptsize SS}}$ Ground is the reference for all voltage measurements.



3 Bus operations

There are five standard bus operations that control the device. These are Bus Read, Bus Write, Output Disable, Standby and Automatic Standby. See *Table 2* and *Table 3*, Bus Operations, for a summary. Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations.

3.1 Bus Read

Bus Read operations read from the memory cells, or specific registers in the Command Interface. A valid Bus Read operation involves setting the desired address on the Address Inputs, applying a Low signal, V_{IL} , to Chip Enable and Output Enable and keeping Write Enable High, V_{IH} . The Data Inputs/Outputs will output the value, see *Figure 8: Read Mode ac waveforms*, and *Table 12: Read ac characteristics (TA = 0 to 70°C, -40 to 85°C or -40 to 125°C)*, for details of when the output becomes valid.

3.2 Bus Write

Bus Write operations write to the Command Interface. A valid Bus Write operation begins by setting the desired address on the Address Inputs. The Address Inputs are latched by the Command Interface on the falling edge of Chip Enable or Write Enable, whichever occurs last. The Data Inputs/Outputs are latched by the Command Interface on the rising edge of Chip Enable or Write Enable, whichever occurs first. Output Enable must remain High, V_{IH}, during the whole Bus Write operation. See *Figure 9* and *Figure 10*, Write ac waveforms, and *Table 13* and *Table 14*, Write ac characteristics, for details of the timing requirements.

3.3 Output Disable

The Data Inputs/Outputs are in the high impedance state when Output Enable is High, VIH.

3.4 Standby

When Chip Enable is High, V_{IH} , the Data Inputs/Outputs pins are placed in the high-impedance state and the Supply Current is reduced to the Standby level.

When Chip Enable is at V_{IH} the Supply Current is reduced to the TTL Standby Supply Current, I_{CC2}. To further reduce the Supply Current to the CMOS Standby Supply Current, I_{CC3}, Chip Enable should be held within V_{CC} ± 0.2V. For Standby current levels see *Table 11: DC characteristics (TA = 0 to 70°C, -40 to 85°C or -40 to 125°C)*.

During program or erase operations the memory will continue to use the Program/Erase Supply Current, I_{CC4} , for Program or Erase operations until the operation completes.



3.5 Automatic Standby

If CMOS levels ($V_{CC} \pm 0.2V$) are used to drive the bus and the bus is inactive for 150ns or more the memory enters Automatic Standby where the internal Supply Current is reduced to the CMOS Standby Supply Current, I_{CC3} . The Data Inputs/Outputs will still output data if a Bus Read operation is in progress.

3.6 Special Bus operations

Additional bus operations can be performed to read the Electronic Signature and also to apply and remove Block Protection. These bus operations are intended for use by programming equipment and are not usually used in applications. They require V_{ID} to be applied to some pins.

3.6.1 Electronic Signature

The memory has two codes, the manufacturer code and the device code, that can be read to identify the memory. These codes can be read by applying the signals listed in *Table 2* and *Table 3*, Bus operations.

3.6.2 Block Protection and Blocks Unprotection

Each block can be separately protected against accidental Program or Erase. Protected blocks can be unprotected to allow data to be changed.

There are two methods available for protecting and unprotecting the blocks, one for use on programming equipment and the other for in-system use. For further information refer to Application Note AN1122, Applying Protection and Unprotection to M29 Series Flash.

| | | | | Address Inputs | Data Inputs/Outputs | | |
|------------------------------|---|-----------------|-----------------|--|---------------------|--|--|
| Operation | Operation \overline{E} \overline{G} \overline{W} Address inputs DQ15A-1, A0-A16 | | DQ14- DQ8 | DQ7-DQ0 | | | |
| Bus Read | V _{IL} | V _{IL} | V _{IH} | Cell Address | Hi-Z | Data Output | |
| Bus Write | V _{IL} | V _{IH} | V _{IL} | Command Address | Hi-Z | Data Input | |
| Output Disable | Х | V _{IH} | V _{IH} | X | Hi-Z | Hi-Z | |
| Standby | V _{IH} | Х | Х | Х | Hi-Z | Hi-Z | |
| Read Manufacturer Code | V _{IL} | V _{IL} | V _{IH} | $\begin{array}{l} A0=V_{IL},A1=V_{IL},A9=\\ V_{ID},OthersV_{IL}orV_{IH} \end{array}$ | Hi-Z | 20h | |
| Read Device Code | V _{IL} | V _{IL} | V _{IH} | A0 = V _{IH} , A1 = V _{IL} , A9 = V _{ID} , Others V _{IL} or V _{IH} | Hi-Z | D3h (M29F200BT) D4h (M29F200BB) | |

Table 2. Bus operations, $\overline{\text{BYTE}} = V_{IL}^{(1)}$

1. $X = V_{IL} \text{ or } V_{IH}$.

| Operation | ation E G W Address Inputs A0-A16 | | Data Inputs/Outputs DQ15A-1, DQ14-DQ0 | | | | | | | |
|------------------------------|--------------------------------------|-----------------|--|---|--|--|--|--|--|--|
| Bus Read | V _{IL} | V _{IL} | V _{IH} | Cell Address | Data Output | | | | | |
| Bus Write | V _{IL} | V_{IH} | V _{IL} | Command Address | Data Input | | | | | |
| Output Disable | Х | V_{IH} | V _{IH} | Х | Hi-Z | | | | | |
| Standby | V _{IH} | Х | Х | Х | Hi-Z | | | | | |
| Read Manufacturer Code | V _{IL} | V _{IL} | V _{IH} | $\begin{array}{l} A0 = V_{IL}, A1 = V_{IL}, A9 = \\ V_{ID}, Others V_{IL} \text{ or } V_{IH} \end{array}$ | 0020h | | | | | |
| Read Device Code | V _{IL} | V_{IL} | V _{IH} | $\begin{array}{l} A0 = V_{IH}, A1 = V_{IL}, A9 = \\ V_{ID}, Others V_{IL} or V_{IH} \end{array}$ | 00D3h (M29F200BT) 00D4h (M29F200BB) | | | | | |

Table 3. Bus operations, $\overline{\text{BYTE}} = V_{\text{IH}}^{(1)}$

1. $X = V_{IL} \text{ or } V_{IH}$.



4 Command interface

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. Failure to observe a valid sequence of Bus Write operations will result in the memory returning to Read mode. The long command sequences are imposed to maximize data security.

The address used for the commands changes depending on whether the memory is in 16bit or 8-bit mode. See either *Table 4*, or *Table 5*, depending on the configuration that is being used, for a summary of the commands.

4.0.1 Read/Reset command

The Read/Reset command returns the memory to its Read mode where it behaves like a ROM or EPROM. It also resets the errors in the Status Register. Either one or three Bus Write operations can be used to issue the Read/Reset command.

If the Read/Reset command is issued during a Block Erase operation or following a Programming or Erase error then the memory will take up to $10_{\mu s}$ to abort. During the abort period no valid data can be read from the memory. Issuing a Read/Reset command during a Block Erase operation will leave invalid data in the memory.

4.0.2 Auto Select command

The Auto Select command is used to read the Manufacturer Code, the Device Code and the Block Protection Status. Three consecutive Bus Write operations are required to issue the Auto Select command. Once the Auto Select command is issued the memory remains in Auto Select mode until another command is issued.

From the Auto Select mode the Manufacturer Code can be read using a Bus Read operation with A0 = V_{IL} and A1 = V_{IL} . The other address bits may be set to either V_{IL} or V_{IH} . The Manufacturer Code for STMicroelectronics is 0020h.

The Device Code can be read using a Bus Read operation with A0 = V_{IH} and A1 = V_{IL} . The other address bits may be set to either V_{IL} or V_{IH} . The Device Code for the M29F200BT is 00D3h and for the M29F200BB is 00D4h.

The Block Protection Status of each block can be read using a Bus Read operation with A0 = V_{IL} , A1 = V_{IH} , and A12-A16 specifying the address of the block. The other address bits may be set to either V_{IL} or V_{IH} . If the addressed block is protected then 01h is output on Data Inputs/Outputs DQ0-DQ7, otherwise 00h is output.

4.0.3 Program command

The Program command can be used to program a value to one address in the memory array at a time. The command requires four Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

If the address falls in a protected block then the Program command is ignored, the data remains unchanged. The Status Register is never read and no error condition is given.

During the program operation the memory will ignore all commands. It is not possible to issue any command to abort or pause the operation. Typical program times are given in *Table 6.* Bus Read operations during the program operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.



After the program operation has completed the memory will return to the Read mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

Note that the Program command cannot change a bit set at '0' back to '1'. One of the Erase Commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

4.0.4 Unlock Bypass command

The Unlock Bypass command is used in conjunction with the Unlock Bypass Program command to program the memory. When the access time to the device is long (as with some EPROM programmers) considerable time saving can be made by using these commands. Three Bus Write operations are required to issue the Unlock Bypass command.

Once the Unlock Bypass command has been issued the memory will only accept the Unlock Bypass Program command and the Unlock Bypass Reset command. The memory can be read as if in Read mode.

4.0.5 Unlock Bypass Program command

The Unlock Bypass Program command can be used to program one address in memory at a time. The command requires two Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

The Program operation using the Unlock Bypass Program command behaves identically to the Program operation using the Program command. A protected block cannot be programmed; the operation cannot be aborted and the Status Register is read. Errors must be reset using the Read/Reset command, which leaves the device in Unlock Bypass Mode. See the Program command for details on the behavior.

4.0.6 Unlock Bypass Reset command

The Unlock Bypass Reset command can be used to return to Read/Reset mode from Unlock Bypass Mode. Two Bus Write operations are required to issue the Unlock Bypass Reset command.

4.0.7 Chip Erase command

The Chip Erase command can be used to erase the entire chip. Six Bus Write operations are required to issue the Chip Erase Command and start the Program/Erase Controller.

If any blocks are protected then these are ignored and all the other blocks are erased. If all of the blocks are protected the Chip Erase operation appears to start but will terminate within about 100µs, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the erase operation the memory will ignore all commands. It is not possible to issue any command to abort the operation. Typical chip erase times are given in *Table 6*. All Bus Read operations during the Chip Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Chip Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read Mode.



The Chip Erase Command sets all of the bits in unprotected blocks of the memory to '1'. All previous data is lost.

4.0.8 Block Erase command

The Block Erase command can be used to erase a list of one or more blocks. Six Bus Write operations are required to select the first block in the list. Each additional block in the list can be selected by repeating the sixth Bus Write operation using the address of the additional block. The Block Erase operation starts the Program/Erase Controller about 50µs after the last Bus Write operation. Once the Program/Erase Controller starts it is not possible to select any more blocks. Each additional block must therefore be selected within 50µs of the last block. The 50µs timer restarts when an additional block is selected. The Status Register can be read after the sixth Bus Write operation. See the Status Register for details on how to identify if the Program/Erase Controller has started the Block Erase operation.

If any selected blocks are protected then these are ignored and all the other selected blocks are erased. If all of the selected blocks are protected the Block Erase operation appears to start but will terminate within about 100μ s, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the Block Erase operation the memory will ignore all commands except the Erase Suspend and Read/Reset commands. Typical block erase times are given in *Table 6*. All Bus Read operations during the Block Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Block Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

The Block Erase Command sets all of the bits in the unprotected selected blocks to '1'. All previous data in the selected blocks is lost.

4.0.9 Erase Suspend command

The Erase Suspend Command may be used to temporarily suspend a Block Erase operation and return the memory to Read mode. The command requires one Bus Write operation.

The Program/Erase Controller will suspend within 15µs of the Erase Suspend Command being issued. Once the Program/Erase Controller has stopped the memory will be set to Read mode and the Erase will be suspended. If the Erase Suspend command is issued during the period when the memory is waiting for an additional block (before the Program/Erase Controller starts) then the Erase is suspended immediately and will start immediately when the Erase Resume Command is issued. It will not be possible to select any further blocks for erasure after the Erase Resume.

During Erase Suspend it is possible to Read and Program cells in blocks that are not being erased; both Read and Program operations behave as normal on these blocks. Reading from blocks that are being erased will output the Status Register. It is also possible to enter the Auto Select mode: the memory will behave as in the Auto Select mode on all blocks until a Read/Reset command returns the memory to Erase Suspend mode.



4.0.10 Erase Resume command

The Erase Resume command must be used to restart the Program/Erase Controller from Erase Suspend. An erase can be suspended and resumed more than once.

| | _ | Bus Write operations | | | | | | | | | | | |
|--------------------------|--------|----------------------|------|------|------|------|------|------|------|------|------|------|------|
| Command | Length | 1: | st | 21 | nd | 3 | rd | 4 | th | 5 | th | 61 | th |
| | | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Read/Reset | 1 | Х | F0 | | | | | | | | | | |
| Read/Reset | 3 | 555 | AA | 2AA | 55 | Х | F0 | | | | | | |
| Auto Select | 3 | 555 | AA | 2AA | 55 | 555 | 90 | | | | | | |
| Program | 4 | 555 | AA | 2AA | 55 | 555 | A0 | PA | PD | | | | |
| Unlock Bypass | 3 | 555 | AA | 2AA | 55 | 555 | 20 | | | | | | |
| Unlock Bypass Program | 2 | х | A0 | PA | PD | | | | | | | | |
| Unlock Bypass Reset | 2 | Х | 90 | Х | 00 | | | | | | | | |
| Chip Erase | 6 | 555 | AA | 2AA | 55 | 555 | 80 | 555 | AA | 2AA | 55 | 555 | 10 |
| Block Erase | 6+ | 555 | AA | 2AA | 55 | 555 | 80 | 555 | AA | 2AA | 55 | BA | 30 |
| Erase Suspend | 1 | Х | B0 | | | | | | | | | | |
| Erase Resume | 1 | Х | 30 | | | | | | | | | | |

Table 4. Commands, 16-bit mode, $\overline{\text{BYTE}} = V_{\text{IH}}$



| | _ | Bus Write operations | | | | | | | | | | | |
|---|--------|----------------------|------|------|------|------|------|------|------|------|------|------|------|
| Command | Length | 1st | | 2nd | | 3rd | | 4th | | 5th | | 6th | |
| | Ľ | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Read/Reset ⁽⁴⁾ | 1 | Х | F0 | | | | | | | | | | |
| Reau/Resel | 3 | AAA | AA | 555 | 55 | Х | F0 | | | | | | |
| Auto Select ⁽⁵⁾ | 3 | AAA | AA | 555 | 55 | AAA | 90 | | | | | | |
| Program ⁽⁶⁾ | 4 | AAA | AA | 555 | 55 | AAA | A0 | PA | PD | | | | |
| Unlock Bypass ⁽⁷⁾ | 3 | AAA | AA | 555 | 55 | AAA | 20 | | | | | | |
| Unlock Bypass Program ⁽⁶⁾ | 2 | х | A0 | PA | PD | | | | | | | | |
| Unlock Bypass Reset ⁽⁸⁾ | 2 | Х | 90 | Х | 00 | | | | | | | | |
| Chip Erase ⁽⁶⁾ | 6 | AAA | AA | 555 | 55 | AAA | 80 | AAA | AA | 555 | 55 | AAA | 10 |
| Block Erase ⁽⁶⁾ | 6+ | AAA | AA | 555 | 55 | AAA | 80 | AAA | AA | 555 | 55 | BA | 30 |
| Erase Suspend ⁽⁹⁾ | 1 | Х | B0 | | | | | | | | | | |
| Erase Resume ⁽¹⁰⁾ | 1 | Х | 30 | | | | | | | | | | |

Table 5. Commands, 8-bit mode, $\overline{\text{BYTE}} = V_{IL}^{(1)(2)(3)}$

1. X Don't Care, PA Program Address, PD Program Data, BA Any address in the Block.

2. All values in the table are in hexadecimal.

The Command Interface only uses A–1, <u>A0-A</u>10 and DQ0-DQ7 to verify the commands; A11-A16, DQ8-DQ14 and DQ15 are Don't Care. DQ15A–1 is A–1 when BYTE is V_{IL} or DQ15 when BYTE is V_{IH}.

4. After a Read/Reset command, read the memory as normal until another command is issued.

5. After an Auto Select command, read Manufacturer ID, Device ID or Block Protection Status.

6. After a Program, Unlock Bypass Program, Chip Erase, or Block Erase command, read the Status Register until the Program/Erase Controller completes and the memory returns to Read Mode. Add additional Blocks during Block Erase Command with additional Bus Write Operations until the Timeout Bit is set.

- 7. After the Unlock Bypass command, issue Unlock Bypass Program or Unlock Bypass Reset commands.
- 8. After the Unlock Bypass Reset command read the memory as normal until another command is issued.
- 9. After the Erase Suspend command, read non-erasing memory blocks as normal, issue Auto Select and Program commands on non-erasing blocks as normal.
- 10. After the Erase Resume command the suspended Erase operation resumes, read the Status Register until the Program/Erase Controller completes and the memory returns to Read Mode.



Table 6.Program, Erase times and Program, Erase endurance cycles $(T_A = 0 \text{ to } 70^{\circ}\text{C}, -40 \text{ to } 85^{\circ}\text{C} \text{ or } -40 \text{ to } 125^{\circ}\text{C})$

| Parameter | Min | Тур ⁽¹⁾ | Typical after 100k W/E Cycles ⁽¹⁾ | Max | Unit |
|--|---------|--------------------|---|-----|--------|
| Chip Erase (All bits in the memory set to '0') | | 0.8 | 0.8 | | S |
| Chip Erase | | 2.5 | 2.5 | 10 | S |
| Block Erase (64 Kbytes) | | 0.6 | 0.6 | 4 | S |
| Program (Byte or Word) | | 8 | 8 | 150 | μs |
| Chip Program (Byte by Byte) | | 2.3 | 2.3 | 9 | s |
| Chip Program (Word by Word) | | 1.2 | 1.2 | 4.5 | S |
| Program/Erase Cycles (per Block) | 100,000 | | | | cycles |

1. $T_A = 25^{\circ}C$, $V_{CC} = 5V$.



5 Status register

Bus Read operations from any address always read the Status Register during Program and Erase operations. It is also read during Erase Suspend when an address within a block being erased is accessed.

The bits in the Status Register are summarized in Table 7: Status Register Bits.

5.1 Data Polling Bit (DQ7)

The Data Polling Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation or if it has responded to an Erase Suspend. The Data Polling Bit is output on DQ7 when the Status Register is read.

During Program operations the Data Polling Bit outputs the complement of the bit being programmed to DQ7. After successful completion of the Program operation the memory returns to Read mode and Bus Read operations from the address just programmed output DQ7, not its complement.

During Erase operations the Data Polling Bit outputs '0', the complement of the erased state of DQ7. After successful completion of the Erase operation the memory returns to Read Mode.

In Erase Suspend mode the Data Polling Bit will output a '1' during a Bus Read operation within a block being erased. The Data Polling Bit will change from a '0' to a '1' when the Program/Erase Controller has suspended the Erase operation.

Figure 4: Data polling flowchart, gives an example of how to use the Data Polling Bit. A Valid Address is the address being programmed or an address within the block being erased.

5.2 Toggle Bit (DQ6)

The Toggle Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation or if it has responded to an Erase Suspend. The Toggle Bit is output on DQ6 when the Status Register is read.

During Program and Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations at any address. After successful completion of the operation the memory returns to Read mode.

During Erase Suspend mode the Toggle Bit will output when addressing a cell within a block being erased. The Toggle Bit will stop toggling when the Program/Erase Controller has suspended the Erase operation.

Figure 5: Data toggle flowchart, gives an example of how to use the Data Toggle Bit.

5.3 Error Bit (DQ5)

The Error Bit can be used to identify errors detected by the Program/Erase Controller. The Error Bit is set to '1' when a Program, Block Erase or Chip Erase operation fails to write the correct data to the memory. If the Error Bit is set a Read/Reset command must be issued



before other commands are issued. The Error bit is output on DQ5 when the Status Register is read.

Note that the Program command cannot change a bit set at '0' back to '1' and attempting to do so may or may not set DQ5 at '1'. In both cases, a successive Bus Read operation will show the bit is still '0'. One of the Erase commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

5.4 Erase Timer Bit (DQ3)

The Erase Timer Bit can be used to identify the start of Program/Erase Controller operation during a Block Erase command. Once the Program/Erase Controller starts erasing the Erase Timer Bit is set to '1'. Before the Program/Erase Controller starts the Erase Timer Bit is set to '0' and additional blocks to be erased may be written to the Command Interface. The Erase Timer Bit is output on DQ3 when the Status Register is read.

5.5 Alternative Toggle Bit (DQ2)

The Alternative Toggle Bit can be used to monitor the Program/Erase controller during Erase operations. The Alternative Toggle Bit is output on DQ2 when the Status Register is read.

During Chip Erase and Block Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations from addresses within the blocks being erased. Once the operation completes the memory returns to Read mode.

During Erase Suspend the Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive Bus Read operations from addresses within the blocks being erased. Bus Read operations to addresses within blocks not being erased will output the memory cell data as if in Read mode.

After an Erase operation that causes the Error Bit to be set the Alternative Toggle Bit can be used to identify which block or blocks have caused the error. The Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive Bus Read Operations from addresses within blocks that have not erased correctly. The Alternative Toggle Bit does not change if the addressed block has erased correctly.

57

| Table 7. Status Register Dits 7 | | | | | | | | | | |
|---------------------------------|--|---|--|--|--|---|--|--|--|--|
| Address | DQ7 | DQ6 | DQ5 | DQ3 | DQ2 | RB | | | | |
| Any Address | DQ7 | Toggle | 0 | - | - | 0 | | | | |
| Any Address | DQ7 | Toggle | 0 | - | - | 0 | | | | |
| Any Address | DQ7 | Toggle | 1 | - | - | 0 | | | | |
| Any Address | 0 | Toggle | 0 | 1 | Toggle | 0 | | | | |
| Erasing Block | 0 | Toggle | 0 | 0 | Toggle | 0 | | | | |
| Non-Erasing Block | 0 | Toggle | 0 | 0 | No Toggle | 0 | | | | |
| Erasing Block | 0 | Toggle | 0 | 1 | Toggle | 0 | | | | |
| Non-Erasing Block | 0 | Toggle | 0 | 1 | No Toggle | 0 | | | | |
| Erasing Block | 1 | No Toggle | 0 | - | Toggle | 1 | | | | |
| Non-Erasing Block | | Data | read as n | ormal | Toggle No Toggle Toggle No Toggle | 1 | | | | |
| Good Block Address | 0 | Toggle | 1 | 1 | | 0 | | | | |
| Faulty Block Address | 0 | Toggle | 1 | 1 | Toggle | 0 | | | | |
| | Any Address Any Address Any Address Any Address Erasing Block Non-Erasing Block Erasing Block Non-Erasing Block Erasing Block Sood Block Address Faulty Block | Any AddressDQ7Any AddressDQ7Any AddressDQ7Any AddressDQ7Any Address0Erasing Block0Non-Erasing Block0Non-Erasing Block0Erasing Block0Non-Erasing Block1Non-Erasing Block1Sood Block0Any Address0Sood Block0Faulty Block0Address0 | Any AddressDQ7ToggleAny AddressDQ7ToggleAny AddressDQ7ToggleAny AddressDQ7ToggleAny Address0ToggleAny Address0ToggleAny Address0ToggleAny Address0ToggleAny Address0ToggleNon-Erasing Block0ToggleNon-Erasing Block0ToggleNon-Erasing Block1No ToggleNon-Erasing Block1No ToggleNon-Erasing Block0ToggleNon-Erasing Block0ToggleNon-Erasing Block0ToggleRood Block Address0ToggleFaulty Block Address0Toggle | Any AddressDQ7Toggle0Any AddressDQ7Toggle0Any AddressDQ7Toggle1Any AddressDQ7Toggle1Any Address0Toggle0Any Address0Toggle0Erasing Block0Toggle0Non-Erasing Block0Toggle0Non-Erasing Block0Toggle0Non-Erasing Block1No Toggle0Non-Erasing Block1No Toggle0Non-Erasing Block1No Toggle1Sood Block Address0Toggle1Faulty Block Address0Toggle1 | Any AddressDQ7Toggle0-Any AddressDQ7Toggle0-Any AddressDQ7Toggle0-Any AddressDQ7Toggle1-Any Address0Toggle01Erasing Block0Toggle00Non-Erasing Block0Toggle01Non-Erasing Block0Toggle01Non-Erasing Block0Toggle01Non-Erasing Block0Toggle01Non-Erasing Block1No Toggle0-Non-Erasing Block1No Toggle11Good Block Address0Toggle11Faulty Block Address0Toggle11 | Any AddressDQ7Toggle0-Any AddressDQ7Toggle0Any AddressDQ7Toggle1Any AddressDQ7Toggle1Any AddressDQ7Toggle01ToggleAny AddressOToggle01ToggleErasing Block0Toggle00NoNon-Erasing Block0Toggle01ToggleNon-Erasing Block0Toggle01NoNon-Erasing Block0Toggle01NoNon-Erasing Block1NoToggle01NoNon-Erasing Block0Toggle01NoToggleNon-Erasing Block1NoToggle1NoToggleNon-Erasing Block0Toggle11NoGood Block0Toggle11NoFaulty Block0Toggle11ToggleFaulty Block0Toggle11Toggle | | | | |

 Table 7.
 Status Register Bits⁽¹⁾

1. Unspecified data bits should be ignored.









Figure 5. Data toggle flowchart





6 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

| Symbol | Parameter | Value | Unit |
|--------------------------------|--|--------------|------|
| | Ambient operating temperature (temperature range option 1) | 0 to 70 | °C |
| Τ _Α | Ambient operating temperature (temperature range option 6) | -40 to 85 | °C |
| | Ambient Operating Temperature (Temperature Range Option 3) | -40 to 125 | °C |
| T _{BIAS} | Temperature under bias | -50 to 125 | °C |
| T _{STG} | Storage temperature | -65 to 150 | °C |
| V _{IO} ⁽²⁾ | Input or output voltage | -0.6 to 6 | V |
| V _{CC} | Supply Voltage | -0.6 to 6 | V |
| V _{ID} | Identification voltage | -0.6 to 13.5 | V |

 Table 8.
 Absolute maximum ratings⁽¹⁾

 Except for the Operating Temperature Range, stresses above those listed in the Table 8: Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum Voltage may undershoot to -2V during transition and for less than 20ns during transitions.



7 DC and ac parameters

This section summarizes the operating measurement conditions, and the dc and ac characteristics of the device. The parameters in the dc and ac characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 9: Operating and ac measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

| Parameter | M29F200B | | | | |
|---------------------------------------|------------|---------------|--|--|--|
| Farameter | 45 / 50 | 70 / 90 | | | |
| AC Test Conditions | High Speed | Standard | | | |
| Load Capacitance (C _L) | 30pF | 100pF | | | |
| Input Rise and Fall Times | ≤ 10ns | ≤ 10ns | | | |
| Input Pulse Voltages | 0 to 3V | 0.45 to 2.4V | | | |
| Input and Output Timing Ref. Voltages | 1.5V | 0.8V and 2.0V | | | |

Table 9. Operating and ac measurement conditions

Table 10. Capacitance $(T_A = 25 \text{ °C}, f = 1 \text{ MHz})^{(1)}$

| Symbol | Parameter | Parameter Test condition | | Max | Unit |
|------------------|--------------------|--------------------------|--|-----|------|
| C _{IN} | Input Capacitance | $V_{IN} = 0V$ | | 6 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | | 12 | pF |

1. Sampled only, not 100% tested.

Figure 6. AC testing input output waveform









| Symbol | Parameter | Test Condition | Min | Typ ⁽¹⁾ | Max | Unit |
|---------------------------------|---|---|----------------------|--------------------|----------------------|------|
| ILI | Input Leakage Current | $0V \leq V_{IN} \leq V_{CC}$ | | | ±1 | μA |
| I _{LO} | Output Leakage Current | $0V \leq V_{OUT} \leq V_{CC}$ | | | ±1 | μA |
| I _{CC1} | Supply Current (Read) | $\overline{E} = V_{IL}, \ \overline{G} = V_{IH},$ $f = 6MHz$ | | 6 | 20 | mA |
| I _{CC2} | Supply Current (Standby) TTL | $\overline{E} = V_{IH}$ | | | 1 | mA |
| I _{CC3} | Supply Current (Standby) CMOS | $\overline{E} = V_{CC} \pm 0.2V,$ $\overline{RP} = V_{CC} \pm 0.2V$ | | 30 | 100 | μA |
| I _{CC4} ⁽²⁾ | Supply Current (Program/Erase) | Program/Erase Controller active | | | 20 | mA |
| V _{IL} | Input Low Voltage | | -0.5 | | 0.8 | V |
| V _{IH} | Input High Voltage | | 2 | | V _{CC} +0.5 | V |
| V _{OL} | Output Low Voltage | $I_{OL} = 5.8 \text{mA}$ | | | 0.45 | V |
| V | Output High Voltage TTL | I _{OH} = -2.5mA | 2.4 | | | V |
| V _{OH} | Output High Voltage CMOS | I _{OH} = -100μA | V _{CC} -0.4 | | | V |
| V _{ID} | Identification Voltage | | 11.5 | | 12.5 | V |
| I _{ID} | Identification Current | $A9 = V_{ID}$ | | | 100 | μA |
| V _{LKO} ⁽²⁾ | Program/Erase Lockout Supply Voltage | | 3.2 | | 4.2 | V |

1. $T_A = 25^{\circ}C, V_{CC} = 5V.$

2. Sampled only, not 100% tested.

57

| Table 12. | Read ac characteristics (IA = 0 to 70° C, -40 to 85° C or -40 to 125° C) | | | | | | | | |
|---|--|---|--|-----------------------------|----|------|---------|------|--|
| Cumhal | A 14 | Baramatar | Test Condition | | r | Unit | | | |
| Symbol | Alt | Parameter | | | 45 | 50 | 70 / 90 | Unit | |
| t _{AVAV} | t _{RC} | Address Valid to Next Address Valid | $\overline{E} = V_{IL},$ $\overline{G} = V_{IL}$ | Min | 45 | 50 | 70 | ns | |
| t _{AVQV} | t _{ACC} | Address Valid to Output Valid | $\overline{\overline{E}} = V_{IL},$ $\overline{G} = V_{IL}$ | Max | 45 | 50 | 70 | ns | |
| t _{ELQX} ⁽¹⁾ | t _{LZ} | Chip Enable Low to Output Transition | $\overline{G} = V_{IL}$ Min | | 0 | 0 | 0 | ns | |
| t _{ELQV} | t _{CE} | Chip Enable Low to Output Valid | $\overline{G} = V_{IL}$ | $\overline{G} = V_{IL}$ Max | | 50 | 70 | ns | |
| t _{GLQX} ⁽¹⁾ | t _{OLZ} | Output Enable Low to Output Transition | $\overline{E} = V_{IL}$ | Min | 0 | 0 | 0 | ns | |
| t _{GLQV} | t _{OE} | Output Enable Low to Output Valid | $\overline{E} = V_{IL}$ | Max | 25 | 30 | 30 | ns | |
| t _{EHQZ} ⁽¹⁾ | t _{HZ} | Chip Enable High to Output Hi-Z | $\overline{G} = V_{IL}$ | Max | 15 | 18 | 20 | ns | |
| t _{GHQZ} ⁽¹⁾ | t _{DF} | Output Enable High to Output Hi-Z | $\overline{E} = V_{IL}$ | Max | 15 | 18 | 20 | ns | |
| t _{EHQX} t _{GHQX} t _{AXQX} | t _{ОН} | Chip Enable, Output Enable or Address Transition to Output Transition | | | 0 | 0 | 0 | ns | |
| t _{ELBL} t _{ELBH} | t _{ELFL} t _{ELFH} | Chip Enable to BYTE Low or High | | Max | 5 | 5 | 5 | ns | |
| t _{BLQZ} | t _{FLQZ} | BYTE Low to Output Hi-Z | | Max | 15 | 15 | 20 | ns | |
| t _{BHQV} | t _{FHQV} | BYTE High to Output Valid | | Max | 30 | 30 | 30 | ns | |

| Table 12. | Read ac characteristics (| $(TA = 0 \text{ to } 70^{\circ}C, -40 \text{ to } 85^{\circ}C \text{ or } -40 \text{ to } 125^{\circ}C)$ |
|-----------|---------------------------|--|
| | noud de characterienes | |

1. Sampled only, not 100% tested.

Figure 8. Read Mode ac waveforms



| Symbol | Alt | Parameter | | Unit | | | |
|----------------------------------|-------------------|--|-----------|------|----|---------|------|
| Symbol | AIL | Faiameter | Parameter | | 50 | 70 / 90 | Unit |
| t _{AVAV} | t _{WC} | Address Valid to Next Address Valid | Min | 45 | 50 | 70 | ns |
| t _{ELWL} | t _{CS} | Chip Enable Low to Write Enable Low | Min | 0 | 0 | 0 | ns |
| t _{WLWH} | t _{WP} | Write Enable Low to Write Enable High | Min | 40 | 40 | 45 | ns |
| t _{DVWH} | t _{DS} | Input Valid to Write Enable High | Min | 25 | 25 | 30 | ns |
| t _{WHDX} | t _{DH} | Write Enable High to Input Transition | Min | 0 | 0 | 0 | ns |
| t _{WHEH} | t _{CH} | Write Enable High to Chip Enable High | Min | 0 | 0 | 0 | ns |
| t _{WHWL} | t _{WPH} | Write Enable High to Write Enable Low | Min | 20 | 20 | 20 | ns |
| t _{AVWL} | t _{AS} | Address Valid to Write Enable Low | Min | 0 | 0 | 0 | ns |
| t _{WLAX} | t _{AH} | Write Enable Low to Address Transition | Min | 40 | 40 | 45 | ns |
| t _{GHWL} | | Output Enable High to Write Enable Low | Min | 0 | 0 | 0 | ns |
| t _{WHGL} | t _{OEH} | Write Enable High to Output Enable Low Min | | 0 | 0 | 0 | ns |
| t _{WHRL} ⁽¹⁾ | t _{BUSY} | Program/Erase Valid to RB Low Max | | 30 | 30 | 30 | ns |
| t _{VCHEL} | t _{VCS} | V _{CC} High to Chip Enable Low | Min | 50 | 50 | 50 | μS |

Table 13.Write ac characteristics, Write Enable controlled ($T_A = 0$ to 70 °C,
-40 to 85 °C or -40 to 125 °C)

1. Sampled only, not 100% tested.

57





57

| O make a l | A.1/ | Barrandar | | | | | |
|----------------------------------|-------------------|---|-----------|----|----|---------|------|
| Symbol | Alt | Parameter | Parameter | | 50 | 70 / 90 | Unit |
| t _{AVAV} | t _{WC} | Address Valid to Next Address Valid | Min | 45 | 50 | 70 | ns |
| t _{WLEL} | t _{WS} | Write Enable Low to Chip Enable Low | Min | 0 | 0 | 0 | ns |
| t _{ELEH} | t _{CP} | Chip Enable Low to Chip Enable High | Min | 40 | 40 | 45 | ns |
| t _{DVEH} | t _{DS} | Input Valid to Chip Enable High | Min | 25 | 25 | 30 | ns |
| t _{EHDX} | t _{DH} | Chip Enable High to Input Transition Min | | 0 | 0 | 0 | ns |
| t _{EHWH} | t _{WH} | Chip Enable High to Write Enable High | Min | 0 | 0 | 0 | ns |
| t _{EHEL} | t _{CPH} | Chip Enable High to Chip Enable Low | Min | 20 | 20 | 20 | ns |
| t _{AVEL} | t _{AS} | Address Valid to Chip Enable Low | Min | 0 | 0 | 0 | ns |
| t _{ELAX} | t _{AH} | Chip Enable Low to Address Transition | Min | 40 | 40 | 45 | ns |
| t _{GHEL} | | Output Enable High Chip Enable Low | Min | 0 | 0 | 0 | ns |
| t _{EHGL} | t _{OEH} | Chip Enable High to Output Enable Low Min | | 0 | 0 | 0 | ns |
| t _{EHRL} ⁽¹⁾ | t _{BUSY} | Program/Erase Valid to RB Low Max | | 30 | 30 | 30 | ns |
| t _{VCHWL} | t _{VCS} | V _{CC} High to Write Enable Low | Min | 50 | 50 | 50 | μS |

Write AC Characteristics, Chip Enable Controlled $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C})$ Table 14.

1. Sampled only, not 100% tested.





| Symbol | Alt | Parameter | | | M29F200B | | | |
|--|--------------------|--|-----|-----|----------|---------|------|--|
| Symbol | All | Farameter | | 45 | 50 | 70 / 90 | Unit | |
| t _{PHWL} ⁽¹⁾ t _{PHEL} t _{PHGL} ⁽¹⁾ | t _{RH} | RP High to Write Enable Low, Chip Enable Low, Output Enable Low | Min | 50 | 50 | 50 | ns | |
| t _{RHWL} ⁽¹⁾ t _{RHEL} ⁽¹⁾ t _{RHGL} ⁽¹⁾ | t _{RB} | RB High to Write Enable Low, Chip Enable Low, Output Enable Low | Min | 0 | 0 | 0 | ns | |
| t _{PLPX} | t _{RP} | RP Pulse Width | Min | 500 | 500 | 500 | ns | |
| t _{PLYH} ⁽¹⁾ | t _{READY} | RP Low to Read Mode | Max | 10 | 10 | 10 | μS | |
| t _{PHPHH} ⁽¹⁾ | t _{VIDR} | RP Rise Time to V _{ID} | Min | 500 | 500 | 500 | ns | |

Table 15. Reset/Block Temporary Unprotect AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C})$

1. Sampled only, not 100% tested.





8 Package Mechanical



Figure 12. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, package outline

1. Drawing is not to scale.

| Symbol | millimeters | | | inches | | | |
|--------|-------------|--------|--------|--------|--------|--------|--|
| Symbol | Тур | Min | Мах | Тур | Min | Мах | |
| A | | | 1.200 | | | 0.0472 | |
| A1 | 0.100 | 0.050 | 0.150 | 0.0039 | 0.0020 | 0.0059 | |
| A2 | 1.000 | 0.950 | 1.050 | 0.0394 | 0.0374 | 0.0413 | |
| В | 0.220 | 0.170 | 0.270 | 0.0087 | 0.0067 | 0.0106 | |
| С | | 0.100 | 0.210 | | 0.0039 | 0.0083 | |
| CP | | | 0.100 | | | 0.0039 | |
| D1 | 12.000 | 11.900 | 12.100 | 0.4724 | 0.4685 | 0.4764 | |
| E | 20.000 | 19.800 | 20.200 | 0.7874 | 0.7795 | 0.7953 | |
| E1 | 18.400 | 18.300 | 18.500 | 0.7244 | 0.7205 | 0.7283 | |
| е | 0.500 | - | - | 0.0197 | - | - | |
| L | 0.600 | 0.500 | 0.700 | 0.0236 | 0.0197 | 0.0276 | |
| L1 | 0.800 | | | 0.0315 | | | |
| α | 3 | 0 | 5 | 3 | 0 | 5 | |

Table 16. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Mechanical Data



Figure 13. SO44 - 44 lead Plastic Small Outline, 500 mils body width, package outline

1. Drawing is not to scale.

| Symbol | millimeters | | | inches | | | |
|--------|-------------|-------|-------|--------|-------|-------|--|
| Symbol | Тур | Min | Max | Тур | Min | Max | |
| A | | | 3.00 | | | 0.118 | |
| A1 | 0.10 | | | 0.004 | | | |
| A2 | 2.69 | 2.56 | 2.79 | 0.106 | 0.101 | 0.110 | |
| b | | 0.35 | 0.50 | | 0.014 | 0.020 | |
| с | | 0.18 | 0.28 | | 0.007 | 0.011 | |
| D | 28.50 | 28.37 | 28.63 | 1.122 | 1.117 | 1.127 | |
| ddd | | | 0.10 | | | 0.004 | |
| E | 16.03 | 15.77 | 16.28 | 0.631 | 0.621 | 0.641 | |
| E1 | 12.60 | 12.47 | 12.73 | 0.496 | 0.491 | 0.501 | |
| е | 1.27 | - | - | 0.050 | - | - | |
| L | 0.79 | | | 0.031 | | | |
| L1 | 1.73 | | | 0.068 | | | |
| Θ | | | 8 | | | 8 | |
| Ν | 44 | | | 44 | | | |

9 Part numbering

Table 18. Ordering information scheme M29F200BB Example: 50 Ν 1 Т **Device Type** M29 **Operating Voltage** $F = V_{CC} = 5V \pm 10\%$ **Device Function** 200B = 2 Mbit (256Kb x8 or 128Kb x16), Boot Block Array Matrix T = Top Boot B = Bottom Boot Speed 45 = 45 ns $50 = 50 \text{ ns}^{(1)}$ 70 = 70 ns 90 = 90 ns Package N = TSOP48: 12 x 20 mm M = SO44 500mm width **Temperature Range** 1 = 0 to 70 °C 3 = -40 to 125 °C 6 = -40 to 85 °C Option

Blank = Standard Packing

T = Tape & Reel Packing

E = ECOPACK Package, Standard Packing

F = ECOPACK Package, Tape & Reel Packing

1. 50ns speed devices are only available in M29F200BB in Temperature Range option 3.

The last two characters of the ordering code may be replaced by a letter code for preprogrammed parts, otherwise devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.



Appendix A Block addresses

| # | Size (Kbytes) | Address Range (x8) | Address Range (x16) | | |
|---|------------------|-----------------------|------------------------|--|--|
| 6 | 16 | 3C000h-3FFFFh | 1E000h-1FFFFh | | |
| 5 | 8 | 3A000h-3BFFFh | 1D000h-1DFFFh | | |
| 4 | 8 | 38000h-39FFFh | 1C000h-1CFFFh | | |
| 3 | 32 | 30000h-37FFFh | 18000h-1BFFFh | | |
| 2 | 64 | 20000h-2FFFFh | 10000h-17FFFh | | |
| 1 | 64 | 10000h-1FFFFh | 08000h-0FFFFh | | |
| 0 | 64 | 00000h-0FFFFh | 00000h-07FFFh | | |

Table 19. Top Boot block addresses, M29F200BT

Table 20.Bottom Boot Block Addresses, M29F200BB

| # | Size (Kbytes) | Address Range (x8) | Address Range (x16) |
|---|------------------|-----------------------|------------------------|
| 6 | 64 | 30000h-3FFFFh | 18000h-1FFFFh |
| 5 | 64 | 20000h-2FFFFh | 10000h-17FFFh |
| 4 | 64 | 10000h-1FFFFh | 08000h-0FFFFh |
| 3 | 32 | 08000h-0FFFFh | 04000h-07FFFh |
| 2 | 8 | 06000h-07FFFh | 03000h-03FFFh |
| 1 | 8 | 04000h-05FFFh | 02000h-02FFFh |
| 0 | 16 | 00000h-03FFFh | 00000h-01FFFh |

10 Revision history

| Date | Revision | Changes | |
|-----------------|--|---|--|
| July 1999 | 1.0 | First Issue | |
| 10/08/99 | 2.0 | Chip Erase Max. specification added (<i>Table 6</i>) Block Erase Max. specification added (<i>Table 6</i>) Program Max. specification added (<i>Table 6</i>) Chip Program Max. specification added (<i>Table 6</i>) I _{CC1} and I _{CC3} Typ. specification added (<i>Table 11</i>) I _{CC3} Test Condition changed (<i>Table 11</i>) | |
| 07/28/00 | New document template Document type: from Preliminary Data to Data Sheet3.0Status Register bit DQ5 clarification Data Polling Flowchart diagram change (<i>Figure 4</i>) Data Toggle Flowchart diagram change (<i>Figure 5</i>) | | |
| 19-Sep-2005 4.0 | | Document restructured. <i>Table 18: Ordering information scheme</i> : standard package added and ECOPACK version added for both standard package and Tape & Reel packing. <i>Note 1</i> modified. 55ns speed class replaced by 50ns. TSOP48 mechanical data updated, and SO44 525mm body width changed to SO44 500mm body width. | |
| 22-Mar-2007 | Mar-2007 5 Document restructured. 5 SO44 package code changed to 'M' in Section : Features and in Table 18: Ordering information scheme. | | |

Table 21. Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

