

dsPIC30F4011/4012

dsPIC30F4011/4012 Family Silicon Errata and Data Sheet Clarification

The dsPIC30F4011/4012 family devices that you have received conform functionally to the current Device Data Sheet (DS70135**F**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the dsPIC30F4011/4012 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A4).

Data Sheet clarifications and corrections start on page 19, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB[®] IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with MPLAB ICD 2 or PICkitTM 3:

- Using the appropriate interface, connect the device to the MPLAB ICD 2 programmer/debugger or PICkit 3.
- 2. From the main menu in MPLAB IDE, select <u>Configure>Select Device</u>, and then select the target part number in the dialog box.
- 3. Select the MPLAB hardware tool (<u>Debugger>Select Tool</u>).
- Perform a "Connect" operation to the device (<u>Debugger>Connect</u>). Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The Device and Revision ID values for the various dsPIC30F4011/4012 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revis				
		A1	A2	A3	A4	
dsPIC30F4011	0x0101	0x1001_0x1002_0x10		0x1003)3 0x1004	
dsPIC30F4012	0x0100	001001	0x1002	0x1003	0x1004	

Note 1: The Device and Revision IDs (DEVID and DEVREV) are located at the last two implemented addresses in program memory.

2: Refer to the *"dsPIC30F Flash Programming Specification"* (DS70102) for detailed information on Device and Revision IDs for your specific device.

TABLE 2:	SILICON ISSUE SUMMARY
----------	-----------------------

Module	Feature	ltem Number	Issue Summary	Affected Revisions ⁽¹⁾				
	Numb					A3	A4	
CPU	MAC Class Instructions with ±4 Address Modification	1.	Sequential MAC instructions, which prefetch data from Y data space using ± 4 address modification, will cause an address error trap.		X	X	X	
CPU	DAW.b Instruction	2.	The Decimal Adjust instruction, DAW.b, may improperly clear the Carry bit, C (SR<0>).	Х	х	Х	Х	
I/O	SFR Writes	3.	Writes to certain unimplemented address locations can affect I/O Port register values.	х	х	Х	Х	
PSV Operations	—	4.	In certain instructions, fetching one of the operands from program memory using Program Space Visibility (PSV) will corrupt specific bits in the STATUS Register, SR.	Х	Х	Х	Х	
CPU	Nested DO Loops	5.	When using two DO loops in a nested fashion, terminating the inner-level DO loop by setting the EDT bit (CORCON<11>) will produce unexpected results.	Х	Х	Х	Х	
PLL	4x Mode	6.	The 4x PLL mode of operation may not function correctly for certain input frequencies.	Х	Х	Х	Х	
Interrupt Controller	—	7.	An interrupt occurring immediately after modifying the CPU IPL, interrupt IPL, interrupt enable or interrupt flag may cause an address error trap.	Х	Х	Х	Х	
CPU	DISI Instruction	8.	The DISI instruction will not disable interrupts if a DISI instruction is executed in the same instruction cycle that the DISI counter decrements to zero.	Х	Х	Х	Х	
Output Compare	PWM Mode	9.	Output compare will produce a glitch when loading 0% duty cycle in PWM mode. It will also miss the next compare after the glitch.	Х	Х	Х	Х	
Output Compare	_	10.	The Output Compare module will produce a glitch on the output when an I/O pin is initially set high and the module is configured to drive the pin low at a specified time.	Х	Х	Х	Х	
ADC	Sleep Mode	11.	ADC event triggers from the INT0 pin will not wake-up the device from Sleep mode if the SMPI bits are non-zero.	Х	х	Х	Х	
PLL	8x Mode	12.	If 8x PLL mode is used, the input frequency range is 5 MHz- 10 MHz instead of 4 MHz-10 MHz.	Х	х	Х	Х	
ADC	Sampling Rate	13.	The 10-bit Analog-to-Digital Converter (ADC) has a maximum sampling rate of 750 ksps.	Х	Х	Х	Х	
QEI	Interrupt Generation	14.	The Quadrature Encoder Interface (QEI) module does not generate an interrupt in a particular overflow condition.	Х	Х	Х	Х	
Sleep Mode		15.	Execution of the Sleep instruction (PWRSAV #0) may cause incorrect program operation after the device wakes up from Sleep. The current consumption during Sleep may also increase beyond the specifications listed in the device data sheet.		X	Х		
I ² C™	Slave Mode	16.	The I ² C module loses incoming data bytes when operating X as an I ² C slave. X		Х	Х	Х	
PWM	Debug Mode	17.	PTMR does not continue counting down after halting code execution in Debug mode.	х	х	Х	Х	

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

TABLE 2:	SILICON I	ISSUE SI	JMMARY (CONTINUED)

Module	Feature	Item Number	Issue Summary			Affected Revisions ^{(*}		
		Number				A3	A4	
I/O	Port Pin Multiplexed with IC1	18.	The Port I/O pin multiplexed with the Input Capture 1 (IC1) function cannot be used as a digital input pin when the UART auto-baud feature is enabled.	Х	Х	Х	Х	
l ² C	10-bit Addressing	19.	When the I ² C module is configured for 10-bit addressing using the same address bits (A10 and A9) as other I ² C devices, the A10 and A9 bits may not work as expected.		х	х	Х	
Timer	Sleep Mode	20.	Clock switching prevents the device from waking up from Sleep.	Х	х	х	Х	
PLL	Lock Status bit	21.	The PLL LOCK Status bit (OSCCON<5>) can occasionally get cleared and generate an oscillator failure trap even when the PLL is still locked and functioning correctly.	Х	Х	Х	Х	
PSV Operations	—	22.	An address error trap occurs in certain addressing modes when accessing the first four bytes of any PSV page.	х	х	х	х	
l ² C	10-bit Addressing	23.	The 10-bit slave does not set the RBF flag or load the I2CxRCV register on address match if the Least Significant bits (LSbs) of the address are the same as the 7-bit reserved addresses.	Х	Х	Х	Х	
l ² C	10-bit Addressing	24.	When the I ² C module is configured as a 10-bit slave with an address of 0x102, the I2CxRCV register content for the lower address byte is 0x01 rather than 0x02.	Х	Х	Х	Х	
l ² C	Bus Collision	25.	When the I ² C module is enabled, the dsPIC [®] DSC device generates a glitch on the SDA and SCL pins, causing a false communication start in a single-master configuration or a bus collision in a multi-master configuration.	Х	Х	Х	Х	
Data EEPROM	—	26.	The Most Significant bit (MSb) of every fourth byte in Data EEPROM may be corrupted.	Х				
OSC2 Pin	Using RC15 for Digital I/O	27.	If the pin RC15 is required for digital input/output, the FPR<4:0> bits in the FOSC Configuration register may not be set up for FRC w/PLL 4x/8x/16x modes.	Х				
CAN	RX Filters 3, 4 and 5	28.	CAN Receive filters 3, 4 and 5 may not work for a given combination of instruction cycle speed and CAN bit time quanta.	Х	Х	Х	Х	
CAN	Error Count	29.	The C1EC register does not reflect the correct error count value.	Х	Х	Х	Х	
QEI	Timer Gated Accumulation Mode	30.	When Timer Gated Accumulation is enabled, the QEI does not generate an interrupt on every falling edge.		Х	Х	Х	
QEI	Timer Gated Accumulation Mode	31.	When Timer Gated Accumulation is enabled, and an external signal is applied, the POSCNT increments and generates an interrupt after a match with MAXCNT.		Х	Х	Х	
ADC	Current Consumption in Sleep Mode	32.	If the ADC module is in an enabled state when the device enters Sleep Mode, the power-down current (IPD) of the device may exceed the device data sheet specifications.		Х	Х	Х	

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A4).

1. Module: CPU

Sequential MAC class instructions, which prefetch data from Y data space using ± 4 address modification, will cause an address error trap. The trap occurs only when all of the following conditions are true:

- Two sequential MAC class instructions (or a MAC class instruction executed in a REPEAT or DO loop) that prefetch from Y data space.
- 2. Both instructions prefetch data from Y data space using the + = 4 or = 4 address modification.
- 3. Neither of the instruction uses an accumulator write back.

Work around

The problem described above can be avoided by using any of the following methods:

- 1. Inserting any other instruction between the two MAC class instructions.
- 2. Adding an accumulator write back (a dummy write back if needed) to either of the MAC class instructions.
- 3. Do not use the + = 4 or = 4 address modification.
- 4. Do not prefetch data from Y data space.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

2. Module: CPU

The Decimal Adjust instruction, DAW.b, may improperly clear the Carry bit, C (SR<0>), when executed.

Work around

Check the state of the Carry bit prior to executing the DAW.b instruction. If the Carry bit is set, set the Carry bit again after executing the DAW.b instruction. Example 1 shows how the application should process the Carry bit during a BCD addition operation.

EXAMPLE 1:	CHECK CARRY BIT BEFORE
	DAW.b

.include "p30fxxxx.inc"					
MOV.b	#0x80, w0	;First BCD number			
MOV.b	#0x80, w1	;Second BCD number			
ADD.b	w0, w1, w2	;Perform addition			
BRA	NC, LO	;If C set go to LO			
DAW.b	w2	;If not,do DAW and			
BSET.b	SR, #C	;set the carry bit			
BRA	L1	;and exit			
L0:DAW.b	w2				
L1:					

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

3. Module: I/O

The I/O Port register values can be changed by writing to the following address locations, which are located in unimplemented memory space. A write to these unimplemented addresses could cause an I/O pin configured as an output to change states. This state change could be confirmed by reading either the PORT or LAT register associated with the pin.

PORTB will be modified by a write to address 0x0C8 PORTC will be modified by a write to address 0x0CE PORTD will be modified by a write to address 0x0D4 PORTE will be modified by a write to address 0x0DA PORTF will be modified by a write to address 0x0E0

Work around

User software should avoid writing to the unimplemented locations listed above.

A1	A2	A3	A4		
Х	Х	Х	Х		

4. Module: PSV Operations

When one of the operands of instructions shown in Table 3 is fetched from program memory using Program Space Visibility (PSV), the STATUS Register, SR and/or the results may be corrupted.

TABLE 3: AFFECTED INSTRUCTIONS

These instructions are identified in Table 3. Example 2 demonstrates one scenario where this occurs.

Also, always use Work around 2 if the C compiler is used to generate code for dsPIC30F4011/4012 devices.

Instruction ⁽¹⁾	Examples of Incorrect Operation ⁽²⁾	Data Corruption IN
ADDC	ADDC W0, [W1++], W2 ;	SR<1:0> bits ⁽³⁾ , Result in W2
SUBB	SUBB.b W0, [++W1], W3 ;	SR<1:0> bits ⁽³⁾ , Result in W3
SUBBR	SUBBR.b W0, [++W1], W3 ;	SR<1:0> bits ⁽³⁾ , Result in W3
СРВ	CPB W0, [W1++], W4 ;	SR<1:0> bits ⁽³⁾
RLC	RLC [W1], W4 ;	SR<1:0> bits ⁽³⁾ , Result in W4
RRC	RRC [W1], W2 ;	SR<1:0> bits ⁽³⁾ , Result in W2
ADD (Accumulator-based)	ADD [W1++], A ;	SR<1:0> bits ⁽³⁾
LAC	LAC [W1], A ;	SR<15:10> bits ⁽⁴⁾

Note 1: Refer to the "dsPIC30F/33F Programmer's Reference Manual" (DS70157) for details on the dsPIC30F instruction set.

- 2: The errata only affects these instructions when a PSV access is performed to fetch one of the source operands in the instruction. A PSV access is performed when the Effective Address of the source operand is greater than 0x8000 and the PSV bit (CORCON<2>) is set to '1'. In the examples shown, the data access from program memory is made via the W1 register.
- 3: SR<1:0> bits represent Sticky Zero and Carry Status bits, respectively.
- 4: SR<15:10> bits represent Accumulator Overflow and Saturation Status bits.

EXAMPLE 2: INCORRECT RESULTS

.include "p30fxxxx.inc"					
 MOV.B #0х00, W0	;Load PSVPAG register				
MOV.B WREG, PSVPAG BSET CORCON, #PSV	;Enable PSV				
 MOV #0x8200, W1	;Set up W1 for				
MOV #0x8200, W1	;indirect PSV access				
	;from 0x000200				
ADD W3, [W1++], W5	;This instruction				
	;works ok				
ADDC W4, [W1++], W6	;Carry flag and				
	;W6 gets				
	;corrupted here!				

Work arounds

Work around 1: For Assembly Language Source Code

To work around the erratum in the MPLAB ASM30 assembler, the application may perform a PSV access to move the source operand from program memory to RAM or a W register prior to performing the operations listed in Table 3. The work around for Example 2 is demonstrated in Example 3.

EXAMPLE 3: CORRECT RESULTS

.inclu	ude "p30fxxxx.i	nc″
MOV.B	 #0x00, w0	;Load PSVPAG register
	WREG, PSVPAG CORCON, #PSV	;Enable PSV
 MOV	#0x8200, W1	;Set up Wl for
		<pre>;indirect PSV access ;from 0x000200</pre>
ADD	W3, [W1++], W5	;This instruction ;works ok
MOV	[W1++], W2	;Load W2 with data
ADDC	W4, W2, W6	;from program memory ;Carry flag and W4 ;results are ok!

Work around 2: For C Language Source Code

For applications using C language, MPLAB C30 versions 1.20.04 or higher provide the following command-line switch that implements a work around for the erratum.

-merrata=psv

Refer to the "readme.txt" file in the MPLAB C30 v1.20.04 toolsuite for further details.

A1	A2	A3	A4		
Х	Х	Х	Х		

5. Module: CPU

When using two DO loops in a nested fashion, terminating the inner-level DO loop by setting the EDT bit (CORCON<11>) will produce unexpected results. Specifically, the device may continue executing code within the outer DO loop forever. This erratum does not affect the operation of the MPLAB C30 compiler.

Work around

The application should save the DCOUNT Special Function Register (SFR) prior to entering the inner DO loop and restore it upon exiting the inner DO loop. This work around is shown in Example 4.

EXAMPLE 4:	SAVE AND RESTORE
	DCOUNT

	.include "p30fxxxx.	inc"
		Outon loop start
	DO #CNT1, LOOP0	,outer 100p Start
		;Save DCOUNT
	DO #CNT2, LOOP1	;Inner loop
		;starts
	BTSS Flag, #0	
	BSET CORCON, #EDT	;Terminate inner
		;DO-loop early
LOOP1:	MOV W1, W5	;Inner loop ends
	POP DCOUNT	Restore DCOUNT
	•••	
LOOP0:	MOV W5, W8	;Outer loop ends
No. b. o. d.	The lated in the	for and an all have a f
Note:	For details on the	-
	EDT bit, see sectio	
	in the dsPIC30F Fam	ily Reference
	Manual.	

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

6. Module: PLL

When the 4x PLL mode of operation is selected, the specified input frequency range of 4 MHz-10 MHz is not fully supported.

When device VDD is 2.5V-3.0V, the 4x PLL input frequency must be in the range of 4 MHz-5 MHz. When device VDD is 3.0V-3.6V, the 4x PLL input frequency must be in the range of 4 MHz-6 MHz for both industrial and extended temperature ranges.

Work around

- 1. Use 8x PLL or 16x PLL mode of operation and set final device clock speed using the POST<1:0> oscillator postscaler control bits (OSCCON<7:6>).
- Use the EC without PLL Clock mode with a suitable clock frequency to obtain the equivalent 4x PLL clock rate.

A	I	A2	A3	A4		
Х		Х	Х	Х		

7. Module: Interrupt Controller

The following sequence of events will lead to an address error trap. The generic term "Interrupt 1" is used to represent any enabled dsPIC30F interrupt.

- 1. User software performs one of the following operations:
 - CPU IPL is raised to Interrupt 1 IPL level or higher, or
 - Interrupt 1 IPL is lowered to CPU IPL level or lower, or
 - Interrupt 1 is disabled (Interrupt 1 IE bit set to '0'), or
 - Interrupt 1 flag is cleared
- 2. Interrupt 1 occurs between 2 and 4 instruction cycles after any of the operations listed above.

Work arounds

Work around 1: For Assembly Language Source Code

The user may disable interrupt nesting, disable interrupts before modifying the Interrupt 1 setting or execute a DISI instruction before modifying the CPU IPL or Interrupt 1. A minimum DISI value of 4 is required if the DISI instruction is executed immediately before the CPU IPL or Interrupt 1 is modified, as shown in Example 5. It is necessary to have DISI active for four cycles after the CPU IPL or Interrupt 1 is modified.

EXAMPLE 5: USING DISI

```
.include "p30fxxxx.inc"
...
DISI #4 ; protect the disable
; of INT1
BCLR IEC1, #INT1IE ; disable interrupt 1
... ; next instruction
;protected by DISI
```

Work around 2: For C Language Source Code

For applications using the C language, MPLAB C30 versions 1.32 and higher provide several macros for modifying the CPU IPL. The SET_CPU_IPL macro provides the ability to safely modify the CPU IPL, as shown in Example 6.

EXAMPLE 6:	USING SET_CPU_IPL
	MACRO

```
// Note: Macro defined in device include
// files
#define SET_CPU_IPL (ipl){ \
int DISI_save; \
\
DISI_save = DISICNT; \
asm volatile ("disi #0x3FFF");\
SRbits.IPL = ipl; \
__builtin_nop(); \
__builtin_nop(); \
DISICNT = DISI_save; } (void) 0;
#include "p30fxxxx.h"
. . .
SET_CPU_IPL (3)
. . .
```

There is one level of DISI, so this macro saves and restores the DISI state. For temporarily modifying and restoring the CPU IPL, the macros SET_AND_SAVE_CPU_IPL and RESTORE_CPU_IPL can be used, as shown in Example 7. These macros also make use of the SET_CPU_IPL macro.

EXAMPLE 7: USING SET_AND_SAVE_CPU_IPL AND RESTORE_CPU_IPL MACROS

```
// Note: Macros defined in device include files
#define SET_AND_SAVE_CPU_IPL (save_to, ipl){ \
save_to = SRbits.IPL; \
SET_CPU_IPL (ipl); } (void) 0;
#define RESTORE_CPU_IPL (saved_to) SET_CPU_IPL (saved_to)
#include "p30fxxxx.h"
...
int save_to;
SET_AND_SAVE_CPU_IPL (save_to, 3)
...
RESTORE_CPU_IPL (save_to)
```

For modification of the Interrupt 1 setting, the INTERRUPT_PROTECT macro can be used. This macro disables interrupts before executing the desired expression, as shown in Example 8. This macro is not distributed with the compiler.

EXAMPLE 8: USING INTERRUPT_PROTECT MACRO

```
#define INTERRUPT_PROTECT (x) { \
int save_sr; \
SET_AND_SAVE_CPU_IPL (save_sr, 7);\
x; \
RESTORE_CPU_IPL (save_sr); } (void) 0;
...
INTERRUPT_PROTECT (IECObits.U1TXIE=0);
```

Note: If you are using a MPLAB C30 compiler version earlier than version 1.32, you may still use the macros by adding them to your application.

I	A1	A2	A3	A4		
	Х	Х	Х	Х		

8. Module: CPU

When a user executes a DISI #7, for example, this will disable interrupts for 7 + 1 cycles (7 + the DISI instruction itself). In this case, the DISI instruction uses a counter which counts down from 7 to 0. The counter is loaded with 7 at the end of the DISI instruction.

If the user code executes another DISI on the instruction cycle where the DISI counter has become zero, the new DISI count is loaded, but the DISI state machine does not properly reengage and continue to disable interrupts. At this point, all interrupts are enabled. The next time the user code executes a DISI instruction, the feature will act normally and block interrupts.

In summary, it is only when a DISI execution is coincident with the current DISI count = 0, that the issue occurs. Executing a DISI instruction before the DISI counter reaches zero will not produce this error. In this case, the DISI counter is loaded with the new value, and interrupts remain disabled until the counter becomes zero.

Work around

When executing multiple DISI instructions within the source code, make sure that subsequent DISI instructions have at least one instruction cycle between the time that the DISI counter decrements to zero and the next DISI instruction. Alternatively, make sure that subsequent DISI instructions are called before the DISI counter decrements to zero.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

9. Module: Output Compare

If the desired duty cycle is '0' (OCxRS = 0), the module will generate a high level glitch of 1 TCY. The second problem is that on the next cycle after the glitch, the OC pin does not go high, or in other words, it misses the next compare for any value written on OCxRS.

Work around

There are two possible solutions to this problem:

- 1. Load a value greater than '0' to the OCxRS register when operating in PWM mode. In this case, no 0% duty cycle is achievable.
- If the application requires 0% duty cycles, the Output Compare module can be disabled for 0% duty cycles, and re-enabled for nonzero percent duty cycles.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

10. Module: Output Compare

A glitch will be produced on an output compare pin under the following conditions:

- The user software initially drives the I/O pin high using the Output Compare module or a write to the associated PORT register.
- The Output Compare module is configured and enabled to drive the pin low at some point in later time (OCxCON = 0x0002 or OCxCON = 0x0003).

When these events occur, the Output Compare module will drive the pin low for one instruction cycle (TCY) after the module is enabled.

Work around

None. However, the user may use a timer interrupt and write to the associated PORT register to control the pin manually.

A1	A2	A3	A4		
Х	Х	Х	Х		

11. Module: ADC

ADC event triggers from the INT0 pin will not wake-up the device from Sleep mode if the SMPI bits are non-zero. This means that if the ADC is configured to generate an interrupt after a certain number of INT0 triggered conversions, the ADC conversions will not be triggered and the device will remain in Sleep. The ADC will perform conversions and wake-up the device only if it is configured to generate an interrupt after each INT0 triggered conversion (SMPI<3:0> = 0000).

Work around

None. If ADC event trigger from the INT0 pin is required, initialize SMPI<3:0> to '0000' (interrupt on every conversion).

Affected Silicon Revisions

A	I	A2	A3	A4		
Х		Х	Х	Х		

12. Module: PLL

If 8x PLL mode is used, the input frequency range is 5 MHz-10 MHz instead of 4 MHz-10 MHz.

Work around

None. If 8x PLL is used, make sure the input crystal or clock frequency is 5 MHz or greater.

Affected Silicon Revisions

	A1	A2	A3	A4		
ſ	Х	Х	Х	Х		

TABLE 4: 10-BIT ADC RATE PARAMETERS

		(dsPIC30F	10-bit ADC Con	version Rates	
A/D Speed	TAD Minimum	Sampling Time Min	Rs Max	Vdd	Temperature	A/D Channels Configuration
Up to 750 ksps	95.24 ns	2 Tad	500Ω	4.5V to 5.5V	-40°C to +85°C	ANX CHX ADC
Up to 500 ksps	153.85 ns	1 Tad	5.0 kΩ	4.5V to 5.5V	-40°C to +125°C	ANX ADC ANX or VREF-
Up to 300 ksps	256.41 ns	1 Tad	5.0 kΩ	3.0V to 5.5V	-40°C to +125°C	ANX CHX ANX CHX ANX CHX ANX OF VREF-

13. Module: ADC

The maximum sampling rate for the 10-bit Analog-to-Digital Conversion module is 750 ksps.

This rate is only achievable when one A/D pin is being used. Configuring the ADC module to use multiple sample-and-hold circuits (see device data sheet), will not improve the conversion speed of the module.

Table 4 shows the maximum ADC conversion rates possible using the 10-bit ADC module and the corresponding module configuration and operating conditions.

Work around

None.

A1	A2	A3	A4		
Х	Х	Х	Х		

14. Module: QEI

The Quadrature Encoder Interface (QEI) module does not generate an interrupt when MAXCNT is set to 0xFFFF and the following events occur:

- 1. POSCNT underflows from 0x0000 to 0xFFFF.
- 2. POSCNT stops.
- 3. POSCNT overflows from 0xFFFF to 0x0000.

This sequence of events occurs when the motor is running in one direction, which causes POSCNT to underflow to 0xFFFF. Once this happens, the motor stops and starts to run in the opposite direction, which generates an overflow from 0xFFFF to 0x0000. The QEI module does not generate an interrupt when this condition occurs.

Work around

To prevent this condition from occurring, set MAXCNT to 0x7FFF, which will cause an interrupt to be generated by the QEI module.

In addition, a global variable could be used to keep track of bit 15, so that when an overflow or underflow condition is present on POSCNT, the variable will toggle bit 15. Example 9 shows the code required for this global variable.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

EXAMPLE 9:

15. Module: Sleep Mode

Execution of the Sleep instruction (PWRSAV #0) may cause incorrect program operation after the device wakes up from Sleep. The current consumption during Sleep may also increase beyond the specifications listed in the device data sheet.

Work arounds

To avoid this issue, implement any of the following three work arounds, depending on the application requirements.

Work around 1:

Ensure that the PWRSAV #0 instruction is located at the end of the last row of program Flash memory available on the target device and fill the remainder of the row with NOP instructions.

EXAMPLE 10:

This can be accomplished by replacing all occurrences of the PWRSAV #0 instruction with a function call to a suitably aligned subroutine. The address() attribute provided by the MPLAB ASM30 assembler can be utilized to correctly align the instructions in the subroutine. For an application written in C, the function call would be GotoSleep(), while for an assembly language application, the function call would be CALL _GotoSleep.

The address error Trap Service Routine (TSR) software can then replace the invalid return address saved on the stack with the address of the instruction immediately following the _GotoSleep or GotoSleep() function call. This ensures that the device continues executing the correct code sequence after waking up from Sleep mode.

Example 10 demonstrates the work around described above.

; .globalreset .global _main .global _GotoSleep .globalAddressError .globalINT1Interrupt ; .section *, code
.global _main .global _GotoSleep .global _AddressError .globalINTlInterrupt ;
.global _GotoSleep .globalAddressError .globalINT1Interrupt ;
.globalAddressError .globalINT1Interrupt ;
.globalINT1Interrupt ;
;
.section *, code
_main:
BSET INTCON2, #INT1EP ; Set up INT pins to detect falling edge
BCLR IFS1, #INT1IF ; Clear interrupt pin interrupt flag bits
BSET IEC1, #INTIIE ; Enable ISR processing for INT pins
CALL _GotoSleep ; Call function to enter SLEEP mode
_continue:
BRA _continue
;
; Address Error Trap
AddressError:
BCLR INTCON1, #ADDRERR
; Set program memory return address to _continue
POP.D WO
MOV.B #tblpage (_continue), W1
MOV #tbloffset (continue), W0
PUSH.D WO
FODIL-D WO
RETFIE .
;
; INT1Interrupt:
; INT1Interrupt: BCLR IFS1, #INT1IF ; Ensure flag is reset
; INT1Interrupt: BCLR IFS1, #INT1IF ; Ensure flag is reset RETFIE ; Return from Interrupt Service Routine
; INT1Interrupt: BCLR IFS1, #INT1IF ; Ensure flag is reset RETFIE ; Return from Interrupt Service Routine ;
; INT1Interrupt: BCLR IFS1, #INT1IF ; Ensure flag is reset RETFIE ; Return from Interrupt Service Routine ; .section *, code, address (0x1FC0)
; INT1Interrupt: BCLR IFS1, #INT1IF ; Ensure flag is reset RETFIE ; Return from Interrupt Service Routine ; .section *, code, address (0x1FC0) _GotoSleep:
<pre>;INT1Interrupt: BCLR IFS1, #INT1IF ; Ensure flag is reset RETFIE ; Return from Interrupt Service Routine ; .section *, code, address (0x1FC0) _GotoSleep: ; fill remainder of the last row with NOP instructions</pre>
<pre>;INT1Interrupt: BCLR IFS1, #INT1IF ; Ensure flag is reset RETFIE ; Return from Interrupt Service Routine ; .section *, code, address (0x1FC0) _GotoSleep: ; fill remainder of the last row with NOP instructions .rept 31</pre>
<pre>;INT1Interrupt: BCLR IFS1, #INT1IF ; Ensure flag is reset RETFIE ; Return from Interrupt Service Routine ; .section *, code, address (0x1FC0) _GotoSleep: ; fill remainder of the last row with NOP instructions .rept 31 NOP</pre>
<pre>;INT1Interrupt: BCLR IFS1, #INT1IF ; Ensure flag is reset RETFIE ; Return from Interrupt Service Routine ; .section *, code, address (0x1FC0) _GotoSleep: ; fill remainder of the last row with NOP instructions .rept 31 NOP .endr</pre>
<pre>;INT1Interrupt: BCLR IFS1, #INT1IF ; Ensure flag is reset RETFIE ; Return from Interrupt Service Routine ; .section *, code, address (0x1FC0) _GotoSleep: ; fill remainder of the last row with NOP instructions .rept 31 NOP</pre>

Work around 2:

Instead of executing a PWRSAV #0 instruction to put the device into Sleep mode, perform a clock switch to the 512 kHz Low-Power RC (LPRC) Oscillator with a 64:1 postscaler mode. This enables the device to operate at 0.002 MIPS, thereby significantly reducing the current consumption of the device. Similarly, instead of using an interrupt to wake-up the device from Sleep mode, perform another clock switch back to the original oscillator source to resume normal operation. Depending on the device, refer to **Section 7. "Oscillator"** (DS70054) or **Section 29. "Oscillator"** (DS70268) in the "*dsPIC30F Family Reference Manual*" (DS70046) for more details on performing a clock switch operation.

Note:	The above work around is recommended
	for users for whom application hardware
	changes are not possible.

Work around 3:

Instead of executing a PWRSAV #0 instruction to put the device into Sleep mode, perform a clock switch to the 32 kHz Low-Power (LP) Oscillator with a 64:1 postscaler mode. This enables the device to operate at 0.000125 MIPS, thereby significantly reducing the current consumption of the device. Similarly, instead of using an interrupt to wake-up the device from Sleep mode, perform another clock switch back to the original oscillator source to resume normal operation. Depending on the device, refer to Section 7. "Oscillator" or Section 29. "Oscillator" (DS70054) (DS70268) in the "dsPIC30F Family Reference Manual' (DS70046) for more details on performing a clock switch operation.

Note:	The above work around is recommended
	for users for whom application hardware
	changes are possible, and also for users
	whose application hardware already
	includes a 32 kHz LP Oscillator crystal.

A1	A2	A3	A4		
Х	Х	Х			

16. Module: I²C

When the l^2C module is configured as a slave, either in single-master or multi-master mode, the l^2C receiver buffer is filled whether a valid slave address is detected or not. Therefore, an l^2C receiver overflow condition occurs and this condition is indicated by the I2COV flag in the I2CSTAT register.

This overflow condition inhibits the ability to set the I^2C receive interrupt flag (SI2CF) when the last valid data byte is received. Therefore, the I^2C slave Interrupt Service Routine (ISR) is not called and the I^2C receiver buffer is not read prior receiving the next data byte.

Work arounds

To avoid this issue, either of the following two work arounds can be implemented, depending on the application requirements.

Work around 1:

For applications in which the I²C receiver interrupt is not required, the following procedure can be used to receive valid data bytes:

- 1. Wait until the RBF flag is set.
- 2. Poll the I²C receiver interrupt SI2CIF flag.
- If SI2CF is not set in the corresponding Interrupt Flag Status register (IFSx), a valid address or data byte has not been received for the current slave. Execute a dummy read of the I²C receiver buffer, I2CRCV; this will clear the RBF flag. Go back to step 1 until SI2CF is set and then continue to Step 4.
- If the SI2CF is set in the corresponding Interrupt Flag Status register (IFSx), valid data has been received. Check the D_A flag to verify that an address or a data byte has been received.
- 5. Read the I2CRCV buffer to recover valid data bytes. This will also clear the RBF flag.
- 6. Clear the I²C receiver interrupt flag SI2CF.
- 7. Go back to step 1 to continue receiving incoming data bytes.

Work around 2:

Use this work around for applications in which the I²C receiver interrupt is required. Assuming that the RBF and the I2COV flags in the I2CSTAT register are set due to previous data transfers in the I2C bus (i.e., between master and other slaves); the following procedure can be used to receive valid data bytes:

- When a valid slave address byte is detected, SI2CF bit is set and the I²C slave interrupt service routine is called; however, the RBF and I2COV bits are already set due to data transfers between other I²C nodes.
- Check the status of the D_A flag and the I2COV flag in the I2CSTAT register when executing the I²C slave service routine.
- If the D_A flag is cleared and the I2COV flag are set, an invalid data byte was received but a valid address byte was received. The overflow condition occurred because the I²C receive buffer was overflowing with previous I²C data transfers between other I²C nodes. This condition only occurs after a valid slave address was detected.
- Clear the I2COV flag and perform a dummy read of the I²C receiver buffer, I2CRCV, to clear the RBF bit and recover the valid address byte. This action will also avoid the loss of the next data byte due to an overflow condition.
- 5. Verify that the recovered address byte matches the current slave address byte. If they match, the next data to be received is a valid data byte.
- If the D_A flag and the I2COV flag are both set, a valid data byte was received and a previous valid data byte was lost. It will be necessary to code for handling this overflow condition.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

17. Module: PWM

If the PTDIR bit is set (when PTMR is counting down), and the CPU execution is halted (after a breakpoint is reached), PTMR will start counting up as if PTDIR was zero.

Work around

None.

A1	A2	A3	A4		
Х	Х	Х	Х		

18. Module: I/O

If the user application enables the auto-baud feature in the UART module, the I/O pin multiplexed with the IC1 (Input Capture) pin cannot be used as a digital input. However, the external interrupt function (INT1) can be used.

Work around

None.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

19. Module: I²C

If there are two I^2C devices on the bus, one of them is acting as the Master receiver and the other as the Slave transmitter. If both devices are configured for 10-bit addressing mode, and have the same value in the A10 and A9 bits of their addresses, then when the Slave select address is sent from the Master, both the Master and Slave acknowledge it. When the Master sends out the read operation, both the Master and the Slave enter into Read mode and both of them transmit the data. The resultant data will be the ANDing of the two transmissions.

Work around

In all I^2C devices, the addresses, as well as bits A10 and A9, should be different.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

20. Module: Timer

When the timer is being operated in Asynchronous mode using the secondary oscillator (32.768 kHz) and the device is put into Sleep mode, a clock switch to any other oscillator mode before putting the device to Sleep prevents the timer from waking the device from Sleep.

Work around

Do not clock switch to any other oscillator mode if the timer is being used in Asynchronous mode using the secondary oscillator (32.768 kHz).

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

21. Module: PLL

The PLL LOCK Status bit (OSCCON<5>) can occasionally get cleared and generate an oscillator failure trap even when the PLL is still locked and functioning correctly.

Work around

The user application must include an oscillator failure trap service routine. In the trap service routine, first inspect the status of the Clock Failure Status bit (OSCCON<3>). If this bit is clear, return from the trap service routine immediately and continue program execution.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

22. Module: PSV Operations

An address error trap occurs in certain addressing modes when accessing the first four bytes of an PSV page. This only occurs when using the following addressing modes:

- MOV.D
- Register Indirect Addressing (word or byte mode) with pre/post-decrement

Work around

Do not perform PSV accesses to any of the first four bytes using the above addressing modes. For applications using the C language, MPLAB C30 version 3.11 or higher, provides the following command-line switch that implements a work around for the erratum.

-merrata=psv_trap

Refer to the readme.txt file in the MPLAB C30 v3.11 tool suite for further details.

A1	A2	A3	A4		
Х	Х	Х	Х		

23. Module: I²C

In 10-bit Addressing mode, some address matches do not set the RBF flag or load the receive register I2CxRCV, if the lower address byte matches the reserved addresses. In particular, these include all addresses with the form XX0000XXXX and XX1111XXXX, with the following exceptions:

- 001111000X
- 011111001X
- 101111010X
- 111111011X

Work around

Ensure that the lower address byte in 10-bit Addressing mode does not match any 7-bit reserved addresses.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

24. Module: I²C

When the I^2C module is configured as a 10-bit slave with and address of 0x102, the I2CxRCV register content for the lower address byte is 0x01 rather than 0x02; however, the module acknowledges both address bytes.

Work around

None.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

25. Module: I²C

When the l^2C module is enabled by setting the I2CEN bit in the I2CCON register, the dsPIC DSC device generates a glitch on the SDA and SCL pins. This glitch falsely indicates "Communication Start" to all devices on the l^2C bus, and can cause a bus collision in a multi-master configuration.

Additionally, when the I2CEN bit is set, the S and P bits of the I^2C module are set to values '1' and '0', respectively, which indicate a "Communication Start" condition.

Work arounds

To avoid this issue, either of the following two work arounds can be implemented, depending on the application requirements.

Work around 1:

In a single-master environment, add a delay between enabling the I^2C module and the first data transmission. The delay should be equal to or greater than the time it takes to transmit two data bits.

In the multi-master configuration, in addition to the delay, all other I^2C masters should be synchronized and wait for the I^2C module to be initialized before initiating any kind of communication.

Work around 2:

In dsPIC DSC devices in which the I^2C module is multiplexed with other modules that have precedence in the use of the pin, it is possible to avoid this glitch by enabling the higher priority module before enabling the I^2C module.

Use the following procedure to implement this work around:

- Enable the higher priority peripheral module that is multiplexed on the same pins as the I²C module.
- 2. Set up and enable the I^2C module.

Disable the higher priority peripheral module that was enabled in step 1.

Note: Work around 2 works only for devices that share the SDA and SCL pins with another peripheral that has a higher precedence over the port latch, such as the UART. The priority is shown in the pin diagram located in the data sheet. For example, if the SDA and SCL pins are shared with the UART and SPI pins, and the UART has higher precedence on the port latch pin.

A1	A2	A3	A4		
Х	Х	Х	Х		

26. Module: Data EEPROM

The Most Significant bit of every fourth byte in data EEPROM may be corrupted on any write operation. This write corruption may occur while using either PRO MATE[®], MPLAB ICD 2 or Run-Time Self-Programming (RTSP).

Figure 1 shows the first twelve bytes in data EEPROM and indicates the affected bits.

Work arounds

Work around 1:

Use program Flash memory instead of data EEPROM to store constant data.

Work around 2:

Use less than 16 bits in each word in the available word of data EEPROM, excluding the Most Significant bit.

Work around 3:

Avoid using every fourth byte. Example 11 shows how the ASM30 assembler can be used to allocate data in the EEPROM under this constraint.

EXAMPLE 11:

.includ	e "p30f40	12.inc"
.sectio	n .eedata	, "r"
.align	4	
.hword	0xF345	
.byte	0x23	
.byte	0xFF	;Unused byte
.hword	0x1234	
.byte	0x23	
.byte	0xFF	;Unused byte

Affected Silicon Revisions

A1	A2	A3	A4		
Х					



FIGURE 1: dsPIC30F4011/4012 DATA EEPROM

27. Module: OSC2 Pin

The port pin, RC15, is multiplexed with the primary oscillator pin, OSC2. When pin RC15 is required for digital input/output, specific bits in the Oscillator Configuration register, FOSC, may be set up as follows:

- FOS<2:0> bits (FOSC<10:8>) configured for LP, LPRC, FRC, ECIO, ERCIO or ECIO w/PLL 4x/8x/16x
- FPR<4:0> bits (FOSC<4:0>) may be configured for ECIO w/PLL 4x/8x/16x

For this revision of silicon, if the RC15 digital I/O port function is desired, the FPR<4:0> bits in the FOSC Configuration register may not be set up for FRC w/PLL 4x/8x/16x modes.

Work around

None.

In future revisions of silicon, port pin RC15 may also be configured for digital I/O when the FPR<4:0> bits in the FOSC Configuration register are set up for FRC w/PLL 4x/8x/16x modes.

Affected Silicon Revisions

A1	A2	A3	A4		
Х					

28. Module: CAN

CAN Receive filters 3, 4 and 5 may not work for a given combination of instruction cycle speed and CAN bit time quanta.

Work around

Do not use CAN RX filters 3, 4 and 5. Instead, use filters 0, 1 and 2.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

29. Module: CAN

The C1EC register does not reflect the correct error count value. The error flags in the C1INTF register are updated correctly and can be read correctly.

Work around

Do not use the C1EC register for error management. Use the error state flags in the C1INTF register instead.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

30. Module: QEI

When the TQCS and TQGATE bits in the QEIxCON register are set, a QEI interrupt should be generated after an input pulse on the QEA input. This interrupt is not generated in the affected silicon.

Work around

None.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

31. Module: QEI

When the TQCS and TQGATE bits in the QEIx-CON register are set, the POSCNT counter should not increment but erroneously does, and if allowed to increment to match MAXCNT, a QEI interrupt will be generated.

Work around

To prevent the erroneous increment of POSCNT while running the QEI in Timer Gated Accumulation mode, initialize MAXCNT = 0.

Affected Silicon Revisions

A1	A2	A3	A4		
Х	Х	Х	Х		

32. Module: ADC

If the ADC module is in an enabled state when the device enters Sleep mode as a result of executing a PWRSAV #0 instruction, the device power-down current (IPD) may exceed the specifications listed in the device data sheet. This may happen even if the ADC module is disabled by clearing the ADON bit prior to entering Sleep mode.

Work around

In order to remain within the IPD specifications listed in the device data sheet, the user software must completely disable the ADC module by setting the ADC Module Disable bit in the corresponding Peripheral Module Disable (PMDx) register, prior to executing a PWRSAV #0 instruction.

A1	A2	A3	A4		
Х	Х	Х	Х		

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70135**F**):

Note:	Corrections are shown in bold . Where					
	possible, the original bold text formatting					
	has been removed for clarity.					

1. Module: DC Characteristics: I/O Pin Input Specifications

The maximum value for parameter DI19 (VIL specifications for SDAx and SCLx pins) and the minimum value for parameter DI29 (VIH specifications for SDAx and SCLx pins) were stated incorrectly in Table 24-8 of the current device data sheet. The correct values are shown in bold type in Table 5.

DC CHARACTERISTICS			Standard Operating Conditions: 3.3V and 5.0V (±10%) (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended				
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	VIL	Input Low Voltage					
DI19		SDA, SCL	Vss	—	0.8	V	SMbus enabled
	Viн	Input High Voltage					
DI29		SDA, SCL	2.1	—	Vdd	V	SMbus enabled

TABLE 5: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

APPENDIX A: REVISION HISTORY

Rev A Document (4/2009)

Initial release of this document; issued for revision A1, A2, A3 and A4 silicon

Includes silicon issues 1-2 (CPU), 3 (I/O), 4 (PSV Operations), 5 (CPU), 6 (PLL), 7 (Interrupt Controller), 8 (CPU), 9-10 (Output Compare), 11 (ADC), 12 (PLL), 13 (ADC), 14 (QEI), 15 (Sleep Mode), 16 (I²C), 17 (PWM), 18 (I/O), 19 (I²C), 20 (Timer), 21 (PLL), 22 (PSV Operations), 23-25 (I²C), 26 (Data EEPROM), 27 (OSC2 Pin), 28-29 (CAN).

This document replaces the following errata documents:

- DS80205, "dsPIC30F4011/4012 Rev. A1 Silicon Errata"
- DS80215, "dsPIC30F4011/4012 Rev. A2/A3 Silicon Errata"
- DS80398, "dsPIC30F4011/4012 Rev. A4 Silicon Errata"

Rev B Document (8/2009)

Updated silicon issue 7 (Interrupt Controller).

Added silicon issues 30 (QEI) and 31 (QEI).

Rev C Document (2/2010)

Updated silicon issue 7 (Interrupt Controller).

Rev D Document (6/2010)

Added silicon issue 32 (ADC) and data sheet clarification 1 (DC Characteristics: I/O Pin Input Specifications).

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-60932-256-4

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820