

HCF4097B

T & R

HCF4097M013TR

ANALOG DIFFERENTIAL 8 CHANNEL MULTIPLEXER/DEMULTIPLEXER

ORDER CODES

PACKAGE

SOP

SOP

HCF4097B, a analog multiplexer/demultiplexer

CMOS, is a digitally controlled analog switches

device having low ON impedance, low OFF

leakage current and internal address decoding. in

addition, the ON resistance is relatively constant

HCF4097B is a differential 8-channel multiplexer having three binary control inputs A, B, C, and an

inhibit input. The inputs permit selection of one of

eight pairs of switches. A logic "1" present at the

TUBE

HCF4097BM1

over the full input-signal range.

inhibit input turns all channels off.

- LOW ON RESISTANCE : 125Ω (Typ.) OVER 15V p-p SIGNAL INPUT RANGE FOR V_{DD} - V_{SS} = 15V
- HIGH OFF RESISTANCE : CHANNEL LEAKAGE OF 10pA (Typ.) at V_{DD} - V_{SS} = 10V
- MATCHED SWITCH CHARACTERISTICS : ΔR_{ON} = 5Ω (Typ.) FOR V_{DD} - V_{SS} =15V
- VERY LOW QUIESCENT POWER DISSIPATION UNDER A DIGITAL CONTROL INPUT AND SUPPLY CONDITIONS : 0.2μW (Typ.) at V_{DD} - V_{SS} = 10V
- BINARY ADDRESS DECODING ON CHIP
- QUIESCENT CURRENT SPECIFIED UP TO 20V
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT $I_I = 100nA$ (MAX) AT $V_{DD} = 18V T_A = 25^{\circ}C$
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"

DESCRIPTION

HCF4097B is monolithic integrated circuits fabricated in Metal Oxide Semiconductor technology available in SOP package.

PIN CONNECTION





HCF4097B

INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
10, 11, 14	A, B, C	Binary Control Inputs
1	COMMON X OUT/IN	Common X Out/In
17	COMMON Y OUT/IN	Common Y Out/In
13	INHIBIT	Inhibit Input
9, 8, 7, 6, 5, 4, 3, 2	0 to 7 CHAN- NEL IN/OUT X	8 X channel In/Out
23, 22, 21, 20, 19, 18, 16, 15	0 to 7 CHAN- NEL IN/OUT Y	8 Y channel In/Out
12	V _{SS}	Negative Supply Voltage
24	V _{DD}	Positive Supply Voltage

57

FUNCTIONAL DIAGRAM



TRUTH TABLE

A	В	С	INH	SELECTED CHANNEL
Х	Х	Х	Н	NONE
L	L	L	L	0X 0Y
Н	L	L	L	1X 1Y
L	Н	L	L	2X 2Y
Н	Н	L	L	3X 3Y
L	L	Н	L	4X 4Y
Н	L	Н	L	5X 5Y
L	Н	Н	L	6X 6Y
Н	Н	Н	L	7X 7Y

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	-0.5 to +22	V
VI	DC Input Voltage	-0.5 to V _{DD} + 0.5	V
l _l	DC Input Current	± 10	mA
PD	Power Dissipation per Package	200	mW
	Power Dissipation per Output Transistor	100	mW
T _{op}	Operating Temperature	-55 to +125	°C
T _{stg}	Storage Temperature	-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. AUCIS

All voltage values are referred to $V_{\mbox{SS}}$ pin voltage.

RECOMMENDED OPERATING CONDITIONS

	Parameter	Value	Unit
V _{DD}	Supply Voltage	3 to 20	V
VI	Input Voltage	0 to V _{DD}	V
T _{op}	Operating Temperature	-55 to 125	°C
	ope product(s) op	3010	

STATIC ELECTRICAL CHARACTERISTICS

 $(T_{amb} = 25^{\circ}C, Typical temperature coefficient for all V_{DD} value is 0.3 %/°C)$

		Т	est Co	ndition		Value							
Symbol	Parameter	V _{IS}	V _{EE} V _{SS} (V) (V)	V _{SS}	V _{DD}	T _A = 25°C		-40 to 85°C		-55 to 125°C		Unit	
		(V)		(V)	Min.	Тур.	Max.	Min.	Max.	Min.	Max.		
١L	Quiescent Supply				5		0.04	5		150		150	
	Current				10		0.04	10		300		300	
					15		0.04	20		600		600	μA
					20		0.08	100		3000		3000	
SWITCH							•	•					-
R _{ON}	On Resistance	0 <u><</u> V _I			5		470	1050		1200		1200	
		$\leq V_{DD}$	0	0	10		180	400		500		520	Ω
					15		125	240		300		300	
Δ_{ON}	Resistance Δ_{RON}				5		10				5		
	(between any 2 of		0	0	10		10			2	A		Ω
	4 switches)				15		5		\mathbf{O}				
OFF (•)	Channel Leakage Current Any Channel Off		0	0	18		±0.1	100		1000		1000	
	Channel Leakage Current All Channel Off (Common Out/In)		0	0	18	0 ^S	±0.1	100		1000		1000	μA
С	Capacitance Input						5						
	Output capacitance			-5	5		35						pF
	Feedthrough			51			0.2						
CONTRO	DL		11-										
V _{IL}	Input Low Voltage	777	VEE :	= V _{SS}	5			1.5		1.5		1.5	
	C		$R_L = 1$		10			3		3		3	V
	20	= VDD thru		SS	15			4		4		4	
VIH	Input High Voltage	1KΩ	l _{IS} < 2	μA (on	5	3.5			3.5		3.5		
	× 0, `			OFF	10	7			7		7		V
	0.0		chan	inels)	15	11			11		11		
40	Input Leakage Current		= 0/18		18		±10 ⁻³	±0.1		±1		±1	μΑ
Cl	Input Capacitance	Any Add	ress or Input	Inhibit			5	7.5					pF

The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD} =5V, 2V min. with V_{DD} =10V, 2.5V min. with V_{DD} =15V • Determined by minimum feasible leakage measurement for automating testing

HCF4097B

DYNAMIC ELECTRICAL CHARACTERISTICS (T _{amb} =	25°C,	$C_{L} = 50 pF, R_{I}$	= 200KΩ,	t _r = t _f = 20 ns)
--------------------------------------------------------	-------	------------------------	----------	------------------------------------------

		Test Condition								Value*	
Symbol	Parameter	V _C (V)	R L (ΚΩ)	f _l (KHz)	V _I (V)	V _{SS} (V)	V _{DD} (V)		Тур.	Max.	
SWITCH	•			1			1				
t _{pd}	Propagation Delay Time (Signal Input to Output)	= V _{DD}	200			0	5 10 15		30 15 11	60 30 20	ns
	Frequency Response Channel						15	V _O at Common Out/In	20	20	
	"ON" (Sine Wave Input) at 20 Log $\frac{V_0}{V_1}$ = -3dB	= V _{DD}	1		5 (•)	0	10	V _O at Any Chan- nel	60	J'S	ns
	Feedthrough (All channels OFF) at	= V _{SS}	1		5 (•)	0	10	V _O at Common Out/In	12		MHz
	$20 \text{ Log } \frac{\text{V}_{\text{O}}}{\text{V}_{\text{I}}} = -40 \text{dB}$	00			- ()	-		V _O at Any Chan- nel	8		
							0	Between Any two (A and B) Channels	1		MHz
	Frequency Signal Crosstalk at 20 Log $\frac{V_{O(A)}}{V_{I(B)}}$ =-40dB	$V_{C(A)}$ = V_{DD} $V_{C(B)}$	1		5 (•)	0	10	Between Sec- tions (A and B) Measured on Common	10		
	V _{I(B)}	=V _{SS}						Between Sec- tions (A and B) Measured on any Channel	18		
t _W	Sine Wave	5			2 (•)		5		0.3		
	Distortion (f _{IS} =	10	10	1	3 (•)	0	10		0.2		%
	1KHz sine wave)	15			5 (•)		15		0.12		
	L(Address or Inhibit)						F		225	650	
t _{PLH,} t _{PHL}	Propagation Delay Time:Address or						5 10		325 135	650 270	
3 ^{50'}	Inhibit to Signal OUT (Channel Turning ON)		1			0	15		95	190	ns
t _{PLH} , t _{PHL}	Propagation Delay						5		220	440	
	Time:Address or Inhibit to Signal OUT (Channel Turning OFF)		0.3			0	10 15		90 65	180 130	ns
	Address or Inhibit to Signal Crosstalk		10**			0	10		75		mV peak

57

(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/°C
 (**) : Both Ends of Channel
 (•) : Peak to Peak voltage symmetrical about (V_{DD} - V_{SS}) / 2

APPLICATION INFORMATION

In applications where separate power sources are used to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load). This provision avoids permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the HCF4097B.

When switching from one address to another, some of the ON periods of the channels of the multiplexers will overlap momentarily, which may be objectionable in certain applications. Also, when a channel is turned ON or OFF by an address input, there is a momentary conductive path from the channel to V_{SS} , which will dump some charge from any capacitor connected to the input or output of the channel. The inhibit input turning on a channel will similarly dump some charge to V_{SS} .

The amount of charge dumped is mostly a function of the signal level above V_{SS} . Typically, at V_{DD} - V_{SS} = 10V, a 100 pF capacitor connected to

the input or output of the channel will lose 3-4% of its voltage at the moment the channel turns ON or OFF. This loss of voltage is essentially independent of the address or inhibit signal transition time, if the transition time is less than 1-2 ms. When the inhibit signal turns a channel off, there is no change dumping of V_{SS}. Rather, there is a slight rise in the channel voltage level (65 mV typ.) due to the capacitance coupling from inhibit input to channel input or output. Address input also couple some voltage steps onto the channel signal levels.

In certain applications, the external load-resistor current may include both V_{DD} and signal line components. To avoid drawing V_{DD} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.8V (calculated from R_{ON} values shown in ELECTRICAL CHARACTERISTICS CHART). No V_{DD} current will flow through R_L if the switch current flows into terminal 1 on the HCF4097B.

TEST CIRCUIT



C_L = 50pF or equivalent (includes jig and probe capacitance)

 $R_L = 200 K\Omega$

 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)



WAVEFORM : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)

WAVEFORM : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)



DIM.		mm.		inch					
DINI.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.			
А			2.65			0.104			
a1	0.1		0.2	0.004		0.008			
a2			2.45			0.096			
b	0.35		0.49	0.014		0.019			
b1	0.23		0.32	0.009		0.012			
С		0.5			0.020	11			
c1			45° (typ.)	- 40				
D	15.20		15.60	0.598	0,0	0.614			
E	10.00		10.65	0.393		0.419			
е		1.27		1010	0.050				
e3		13.97			0.550				
F	7.40		7.60	0.291		0.300			
L	0.50		1.27	0.020		0.050			





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

obsolete Product(s)- Obsolete Product(s)

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

10/10