


# HiPerFET™ Power MOSFETs

N-Channel Enhancement Mode  
High dv/dt, Low  $t_{rr}$ , HDMOS™ Family


Preliminary data sheet

	$V_{DSS}$	$I_{D25}$	$R_{DS(on)}$
<b>IXFT 10 N100</b>	<b>1000 V</b>	<b>10 A</b>	<b>1.20 Ω</b>
<b>IXFT12 N100</b>	<b>1000 V</b>	<b>12 A</b>	<b>1.05 Ω</b>



$t_{rr} \leq 250$  ns

## TO-268 Case Style



G = Gate,  
S = Source,  
TAB = Drain

Symbol	Test Conditions	Maximum Ratings		
$V_{DSS}$	$T_J = 25^\circ\text{C}$ to $150^\circ\text{C}$	1000	V	
$V_{DGR}$	$T_J = 25^\circ\text{C}$ to $150^\circ\text{C}$ ; $R_{GS} = 1 \text{ M}\Omega$	1000	V	
$V_{GS}$	Continuous	$\pm 20$	V	
$V_{GSM}$	Transient	$\pm 30$	V	
$I_{D25}$	$T_c = 25^\circ\text{C}$	10N100	10	A
		12N100	12	A
$I_{DM}$	$T_c = 25^\circ\text{C}$ , pulse width limited by $T_{JM}$	10N100	40	A
		12N100	48	A
$I_{AR}$	$T_c = 25^\circ\text{C}$	10N100	10	A
		12N100	12	A
$E_{AR}$	$T_c = 25^\circ\text{C}$	30	mJ	
$dv/dt$	$I_s \leq I_{DM}$ , $di/dt \leq 100 \text{ A}/\mu\text{s}$ , $V_{DD} \leq V_{DSS}$ , $T_j \leq 150^\circ\text{C}$ , $R_G = 2 \Omega$	5	V/ns	
$P_D$	$T_c = 25^\circ\text{C}$	300	W	
$T_J$		-55 ... +150	$^\circ\text{C}$	
$T_{JM}$		150	$^\circ\text{C}$	
$T_{stg}$		-55 ... +150	$^\circ\text{C}$	
$T_L$	1.6 mm (0.062 in.) from case for 10 s	300	$^\circ\text{C}$	
$M_d$	Mounting torque	1.13/10	Nm/lb.in.	
<b>Weight</b>		TO-268 = 6 g		

Symbol	Test Conditions	Characteristic Values		
		( $T_J = 25^\circ\text{C}$ , unless otherwise specified)		
		min.	typ.	max.
$V_{DSS}$	$V_{GS} = 0 \text{ V}$ , $I_D = 3 \text{ mA}$	1000		V
$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 4 \text{ mA}$	2.0	4.5	V
$I_{GSS}$	$V_{GS} = \pm 20 \text{ V}_{DC}$ , $V_{DS} = 0$		$\pm 100$	nA
$I_{DSS}$	$V_{DS} = 0.8 \cdot V_{DSS}$ $V_{GS} = 0 \text{ V}$	$T_J = 25^\circ\text{C}$ $T_J = 125^\circ\text{C}$	250 1	$\mu\text{A}$ mA
$R_{DS(on)}$	$V_{GS} = 10 \text{ V}$ , $I_D = 0.5 \cdot I_{D25}$	10N100 12N100 Pulse test, $t \leq 300 \mu\text{s}$ , duty cycle $d \leq 2 \%$		1.20 1.05 $\Omega$

## Features

- International standard package
- Low  $R_{DS(on)}$  HDMOS™ process
- Rugged polysilicon gate cell structure
- Unclamped Inductive Switching (UIS) rated
- Low package inductance
  - easy to drive and to protect
- Fast intrinsic Rectifier

## Applications


- DC-DC converters
- Synchronous rectification
- Battery chargers
- Switched-mode and resonant-mode power supplies
- DC choppers
- AC motor control
- Temperature and lighting controls
- Low voltage relays

## Advantages


- Surface mountable, high power package
- Space savings
- High power density

Symbol	Test Conditions	Characteristic Values		
		min.	typ.	max.
$g_{fs}$	$V_{DS} = 10 \text{ V}; I_D = 0.5 \cdot I_{D25}$ , pulse test	6	10	S
$C_{iss}$ $C_{oss}$ $C_{rss}$	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$	4000	pF	
		310	pF	
		70	pF	
$t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$	$V_{GS} = 10 \text{ V}, V_{DS} = 0.5 \cdot V_{DSS}, I_D = 0.5 \cdot I_{D25}$ $R_G = 2 \Omega$ (External),	21	50	ns
		33	50	ns
		62	100	ns
		32	50	ns
$Q_{g(on)}$ $Q_{gs}$ $Q_{gd}$	$V_{GS} = 10 \text{ V}, V_{DS} = 0.5 \cdot V_{DSS}, I_D = 0.5 \cdot I_{D25}$	122	155	nC
		30	45	nC
		50	80	nC
$R_{thJC}$			0.42	K/W

Symbol	Test Conditions	Characteristic Values			
		min.	typ.	max.	
$I_s$	$V_{GS} = 0 \text{ V}$	10N100		10 A	
		12N100		12 A	
$I_{SM}$	Repetitive; pulse width limited by $T_{JM}$	10N100		40 A	
		12N100		48 A	
$V_{SD}$	$I_F = I_s, V_{GS} = 0 \text{ V},$ Pulse test, $t \leq 300 \mu\text{s}$ , duty cycle $d \leq 2 \%$		1.5	V	
$t_{rr}$  $Q_{RM}$	$I_F = I_s$ $-di/dt = 100 \text{ A}/\mu\text{s}$ , $V_R = 100 \text{ V}$	$T_J = 25^\circ\text{C}$	250	ns	
		$T_J = 125^\circ\text{C}$	400	ns	
		$T_J = 25^\circ\text{C}$	1	$\mu\text{C}$	
$I_{RM}$		$T_J = 125^\circ\text{C}$	2	$\mu\text{C}$	
		$T_J = 25^\circ\text{C}$	10	A	
		$T_J = 125^\circ\text{C}$	15	A	

**TO-268 Outline**


SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.193	.201	4.90	5.10
A1	.106	.114	2.70	2.90
A2	.001	.010	0.02	0.25
b	.045	.057	1.15	1.45
b2	.075	.083	1.90	2.10
C	.016	.026	0.40	0.65
C2	.057	.063	1.45	1.60
D	.543	.551	13.80	14.00
D1	.488	.500	12.40	12.70
E	.624	.632	15.85	16.05
E1	.524	.535	13.30	13.60
e	.215	BSC	5.45	BSC
H	.736	.752	18.70	19.10
L	.094	.106	2.40	2.70
L1	.047	.055	1.20	1.40
L2	.039	.045	1.00	1.15
L3	.010	BSC	0.25	BSC
L4	.150	.161	3.80	4.10

**Min Recommended Footprint**


IXYS reserves the right to change limits, test conditions, and dimensions.

 IXYS MOSFETs and IGBTs are covered by one or more  
of the following U.S. patents:

 4,835,592 4,881,106 5,017,508 5,049,961 5,187,117 5,486,715 6,306,728B1 6,259,123B1 6,306,728B1  
4,850,072 4,931,844 5,034,796 5,063,307 5,237,481 5,381,025 6,404,065B1 6,162,665 6,534,343 6,583,505

Fig. 1. Output Characteristics




Fig. 2. Input Admittance




Fig. 3.  $R_{DS(on)}$  vs. Drain Current




Fig. 4. Temperature Dependence of Drain to Source Resistance




Fig. 5. Drain vs. Case Temperature




Fig. 6. Temperature Dependence of Breakdown and Threshold Voltage




Fig. 7. Gate Charge Characteristic Curve




Fig. 8. Capacitance Curves




Fig. 9. Source Current vs. Source to Drain Voltage





Fig.10.

Transient Thermal Impedance



IXYS reserves the right to change limits, test conditions, and dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents:

4,835,592	4,881,106	5,017,508	5,049,961	5,187,117	5,486,715	6,306,728B1	6,259,123B1	6,306,728B1
4,850,072	4,931,844	5,034,796	5,063,307	5,237,481	5,381,025	6,404,065B1	6,162,665	6,534,343
6,583,505								