

Si8239x Data Sheet

4.0 A ISODrivers with 2.5 V VDDI and Safety Features

The Si8239x combines two isolated drivers with either an independent input control or a single input into a single package for high power applications. All drivers operate with a 2.5 V input VDD and a maximum drive supply voltage of 24 V.

The Si8239x isolators are ideal for driving power MOSFETs and IGBTs used in a wide variety of switched power and motor control applications. These drivers utilize Silicon Laboratories' proprietary silicon isolation technology, supporting up to 5 kVRMS withstand voltage. This technology enables high CMTI (100 kV/ μ s), lower prop delays and skew, reduced variation with temperature and age and tighter part-to-part matching.

It also offers some unique features such as an output UVLO fault detection and feedback, and automatic shutdown for both drivers, an EN (active high) pin, a safe delayed start-up time of 1 ms, fail-safe drivers with default low in case of VDDI power-down, and dead time programmability. The Si8239x family offers longer service life and dramatically higher reliability compared to opto-coupled gate drivers.

Applications

- · Power Delivery Systems
- Motor Control Systems
- · Isolated DC-DC Power Supplies
- · Lighting Control Systems
- · Solar and Industrial Inverters

Safety Approvals (Pending)

- UL 1577 recognized
- Up to 5000 Vrms for 1 minute
- CSA component notice 5A approval
 - IEC 60950-1
- · VDE certification conformity
 - VDE 0884-10
- EN 60950-1 (reinforced insulation)
- CQC certification approval
 - GB4943.1

KEY FEATURES

- · Two isolated drivers in one package
- Up to 5 kVRMS isolation
- Up to 1500 VDC peak driver-to-driver differential voltage
- Enhanced output UVLO safety
 - Status feedback to controller
 - Both outputs drive low on UVLO
- EN pin for enhanced safety
- Extended VDDI: 2.5 V 5.5 V
- PWM and dual driver versions
- 4.0 A peak output
- High electromagnetic immunity
- Extended start-up time (1ms) for safe initialization sequence
- 30 ns propagation delay
- Transient immunity: 100 kV/µs
- Programmable dead time
- 10–200 ns
- 40–600 ns
- · Deglitch option for filtering noise
- Wide operating range
- -40 to +125 °C
- RoHS-compliant packages
 SOIC-16 wide body
 - SOIC-16 narrow body
- AEC-Q100 qualified

1. Ordering Guide

Table 1.1.	Si8239x	Ordering	Guide
------------	---------	----------	-------

Ordering Part Number	Configuration	Output UVLO	Enhanced UVLO	UVLO Status Pin	Delayed Startup Time	Dead-Time Setting	Deglitch	Package Type	Isolation Rating
Available Now									
Si82390AD-IS	Dual, VIA, VIB	6 V	Yes	Yes	Yes	N/A	No	SOIC-16 WB	5 kVrms
Si82390BD-IS	Dual, VIA, VIB	8 V	Yes	Yes	Yes	N/A	No	SOIC-16 WB	5 kVrms
Si82390CD-IS	Dual, VIA, VIB	12 V	Yes	Yes	Yes	N/A	No	SOIC-16 WB	5 kVrms
Si82395AD-IS	Dual, VIA, VIB	6 V	No	Yes	Yes	N/A	No	SOIC-16 WB	5 kVrms
Si82395BD-IS	Dual, VIA, VIB	8 V	No	Yes	Yes	N/A	No	SOIC-16 WB	5 kVrms
Si82395CD-IS	Dual, VIA, VIB	12 V	No	Yes	Yes	N/A	No	SOIC-16 WB	5 kVrms
Si82397AD-IS	Dual, VIA, VIB	6 V	No	No	Yes	N/A	No	SOIC-16 WB	5 kVrms
Si82397BD-IS	Dual, VIA, VIB	8 V	No	No	Yes	N/A	No	SOIC-16 WB	5 kVrms
Si82397CD-IS	Dual, VIA, VIB	12 V	No	No	Yes	N/A	No	SOIC-16 WB	5 kVrms
Si82391AD-IS	Dual, VIA, VIB	6 V	Yes	Yes	No	N/A	No	SOIC-16 WB	5 kVrms
Si82391BD-IS	Dual, VIA, VIB	8 V	Yes	Yes	No	N/A	No	SOIC-16 WB	5 kVrms
Si82391CD-IS	Dual, VIA, VIB	12 V	Yes	Yes	No	N/A	No	SOIC-16 WB	5 kVrms
Si82393CD-IS	HS/LS, VIA/VIB	12 V	Yes	Yes	No	N/A	Yes	SOIC-16 WB	5 kVrms
Si82396AD-IS	Dual, VIA, VIB	6 V	No	Yes	No	N/A	No	SOIC-16 WB	5 kVrms
Si82396BD-IS	Dual, VIA, VIB	8 V	No	Yes	No	N/A	No	SOIC-16 WB	5 kVrms
Si82396CD-IS	Dual, VIA, VIB	12 V	No	Yes	No	N/A	No	SOIC-16 WB	5 kVrm
Si82394AD-IS	HS/LS, PWM	6 V	No	Yes	Yes	10–200 ns	No	SOIC-16 WB	5 kVrms
Si82394BD-IS	HS/LS, PWM	8 V	No	Yes	Yes	10–200 ns	No	SOIC-16 WB	5 kVrm
Si82394CD-IS	HS/LS, PWM	12 V	No	Yes	Yes	10–200 ns	No	SOIC-16 WB	5 kVrm
Si82398AD-IS	HS/LS, PWM	6 V	No	Yes	No	10–200 ns	No	SOIC-16 WB	5 kVrms
Si82398BD-IS	HS/LS, PWM	8 V	No	Yes	No	10–200 ns	No	SOIC-16 WB	5 kVrms
Si82398CD-IS	HS/LS, PWM	12 V	No	Yes	No	10–200 ns	No	SOIC-16 WB	5 kVrms
Si82390AB-IS1	Dual, VIA, VIB	6 V	Yes	Yes	Yes	N/A	No	SOIC-16 NB	2.5 kVrms
Si82390BB-IS1	Dual, VIA, VIB	8 V	Yes	Yes	Yes	N/A	No	SOIC-16 NB	2.5 kVrms
Si82390CB-IS1	Dual, VIA, VIB	12 V	Yes	Yes	Yes	N/A	No	SOIC-16 NB	2.5 kVrms
Si82392BB-IS1	HS/LS, VIA/VIB	8 V	No	Yes	No	N/A	No	SOIC-16 NB	2.5 kVrms
Si82395AB-IS1	Dual, VIA, VIB	6 V	No	Yes	Yes	N/A	No	SOIC-16 NB	2.5 kVrms
Si82395BB-IS1	Dual, VIA, VIB	8 V	No	Yes	Yes	N/A	No	SOIC-16 NB	2.5 kVrms

Ordering Part Number	Configuration	Output UVLO	Enhanced UVLO	UVLO Status Pin	Delayed Startup Time	Dead-Time Setting	Deglitch	Package Type	Isolation Rating
Si82395CB-IS1	Dual, VIA, VIB	12 V	No	Yes	Yes	N/A	No	SOIC-16 NB	2.5 kVrms
Si82394AB4-IS1	HS/LS, PWM	6 V	No	Yes	Yes	40–600 ns	Yes	SOIC-16 NB	2.5 kVrms
Si82394BB4-IS1	HS/LS, PWM	8 V	No	Yes	Yes	40–600 ns	Yes	SOIC-16 NB	2.5 kVrms
Si82394CB4-IS1	HS/LS, PWM	12 V	No	Yes	Yes	40–600 ns	Yes	SOIC-16 NB	2.5 kVrms
Si82394AD4-IS	HS/LS, PWM	6 V	No	Yes	Yes	40–600 ns	Yes	SOIC-16 WB	5 kVrms
Si82394BD4-IS	HS/LS, PWM	8 V	No	Yes	Yes	40–600 ns	Yes	SOIC-16 WB	5 kVrms
Si82394CD4-IS	HS/LS, PWM	12 V	No	Yes	Yes	40–600 ns	Yes	SOIC-16 WB	5 kVrms
Si82391AB-IS1	Dual, VIA, VIB	6 V	Yes	Yes	No	N/A	No	SOIC-16 NB	2.5 kVrms
Si82391BB-IS1	Dual, VIA, VIB	8 V	Yes	Yes	No	N/A	No	SOIC-16 NB	2.5 kVrms
Si82391CB-IS1	Dual, VIA, VIB	12 V	Yes	Yes	No	N/A	No	SOIC-16 NB	2.5 kVrms
Si82396AB-IS1	Dual, VIA, VIB	6 V	No	Yes	No	N/A	No	SOIC-16 NB	2.5 kVrms
Si82396BB-IS1	Dual, VIA, VIB	8 V	No	Yes	No	N/A	No	SOIC-16 NB	2.5 kVrms
Si82396CB-IS1	Dual, VIA, VIB	12 V	No	Yes	No	N/A	No	SOIC-16 NB	2.5 kVrms
Si82398AB4-IS1	HS/LS, PWM	6 V	No	Yes	No	40–600 ns	Yes	SOIC-16 NB	2.5 kVrms
Si82398BB4-IS1	HS/LS, PWM	8 V	No	Yes	No	40–600 ns	Yes	SOIC-16 NB	2.5 kVrms
Si82398CB4-IS1	HS/LS, PWM	12 V	No	Yes	No	40–600 ns	Yes	SOIC-16 NB	2.5 kVrms
Si82398AD4-IS	HS/LS, PWM	6 V	No	Yes	No	40–600 ns	Yes	SOIC-16 WB	5 kVrms
Si82398BD4-IS	HS/LS, PWM	8 V	No	Yes	No	40–600 ns	Yes	SOIC-16 WB	5 kVrms
Si82398CD4-IS	HS/LS, PWM	12 V	No	Yes	No	40–600 ns	Yes	SOIC-16 WB	5 kVrms

Note:

1. All products are rated at 4 A output drive current max, VDDI = 2.5 V - 5.5 V, EN (active high).

2. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

3. "Si" and "SI" are used interchangeably.

2. System Overview

The operation of an Si8239x channel is analogous to that of an optocoupler and gate driver, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si8239x channel is shown in the following figure.



Figure 2.1. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See the following figure for more details.



Figure 2.2. Modulation Scheme

2.1 Typical Performance Characteristics

The typical performance characteristics depicted in the following figures are for information purposes only. Refer to the Electrical Characteristics table for actual specification limits.









Figure 2.5. Rise/Fall Time vs. Load





Figure 2.7. Propagation Delay vs. Temperature





Figure 2.9. Supply Current vs. Supply Voltage



-50

Propagation Delay (ns)

L to H



Figure 2.11. Output Sink Current vs. Supply Voltage





Figure 2.13. Output Sink Current vs. Temperature

Figure 2.14. Output Source Current vs. Temperature

2.2 Family Overview and Logic Operation During Startup

The Si8239x family of isolated drivers consists of high-side/low-side and dual driver configurations.

2.2.1 Device Behavior

The following are truth tables for the Si8239x families.

VIA	VIB	EN ¹	VDDI	VDDA	VDDB	VOA	VOB	RDY	Notes
Н	L	Н	P ²	Р	Р	Н	L	Н	
L	Н	Н	Р	Р	Р	L	Н	Н	-
Н	Н	Н	Р	Р	Р	H / L ⁴	H / L ⁴	Н	
L	L	Н	Р	Р	Р	L	L	Н	
Х	Х	L/NC	Р	Р	Р	L	L	Н	Device disabled
Х	х	х	UP ²	Р	Р	L	L	UD ³	Fail-safe output when VDDI unpowered
х	Х	Н	Р	Р	UP	L	UD	L	VOA, VOB are actively
Х	Х	Н	Р	UP	Р	UD	L	L	driven low if either VDDA or VDDB is UP

Table 2.1. Si82390/1/3 Drivers Enhanced UVLO and Status

Note:

1. The EN pin needs to be pulled down with a 100 $\mbox{k}\Omega$ resistor externally to GND.

2. The chip can be powered through the VIA, VIB input ESD diodes even if VDDI is unpowered. It is recommended that inputs be left unpowered when VDDI is unpowered. The EN pin has a special ESD circuit that prevents the IC from powering up through the EN pin.

3. UD = undetermined if same side power is UP.

4. VOA = VOB = L for Si82393 only

Table 2.2.	Si82392/5/6 Drivers with UVLO Status	5
		•

VIA	VIB	EN ¹	VDDI	VDDA	VDDB	VOA	VOB	RDY	Notes
Н	L	Н	Р	Р	Р	Н	L	н	
L	Н	Н	Р	Р	Р	L	Н	н	-
Н	Н	Н	Р	Р	Р	H / L ⁴	H / L ⁴	Н	
L	L	Н	Р	Р	Р	L	L	Н	-
Х	Х	L/NC	Р	Р	Р	L	L	н	Device disabled
Х	Х	х	UP ²	Р	Р	L	L	UD ³	Fail-safe output when VDDI unpowered
Н	Х	Н	Р	Р	UP	Н	UD	L	VOA depends on
L	Х	Н	Р	Р	UP	L	UD	L	VDDA state
Х	Н	Н	Р	UP	Р	UD	Н	L	VOB depends on
Х	L	Н	Р	UP	Р	UD	L	L	VDDB state

Note:

1. The EN pin needs to be pulled down with a 100 $\mbox{k}\Omega$ resistor externally to GND.

2. The chip can be powered through the VIA, VIB input ESD diodes even if VDDI is unpowered. It is recommended that inputs be left unpowered when VDDI is unpowered. The EN pin has a special ESD circuit that prevents the IC from powering up through the EN pin.

3. UD = undetermined if same side power is UP.

4. VOA = VOB = L for Si82392 only

VIA	VIB	EN ¹	VDDI	VDDA	VDDB	VOA	VOB	Notes
Н	L	Н	Р	Р	Р	н	L	
L	Н	Н	Р	Р	Р	L	Н	
Н	Н	Н	Р	Р	Р	Н	Н	-
L	L	Н	Р	Р	Р	L	L	-
Х	Х	L/NC	Р	Р	Р	L	L	Device disabled
Х	Х	Х	UP ²	Р	Р	L	L	Fail-safe output when VDDI is unpowered
Н	Х	Н	Р	Р	UP	Н	UD ³	VOA depends on VDDA
L	Х	Н	Р	Р	UP	L	UD	state
Х	Н	Н	Р	UP	Р	UD	Н	VOB depends on VDDB
Х	L	Н	Р	UP	Р	UD	L	state

Table 2.3. Si82397 Dual Drivers with No UVLO Status

Note:

1. The EN pin needs to be pulled down with a 100 k Ω resistor externally to GND.

2. The chip can be powered through the VIA,VIB input ESD diodes even if VDDI is unpowered. It is recommended that inputs be left unpowered when VDDI is unpowered. The EN pin has a special ESD circuit that prevents the IC from powering up through the EN pin.

3. UD = undetermined if same side power is UP.

PWM	EN ¹	VDDI	VDDA	VDDB	VOA	VOB	RDY	Notes
Н	Н	Ρ	Ρ	Ρ	н	L	Н	See Dead-time note and Figure 2.18 Dead Time Waveforms for High- Side/Low-Side Drivers on page 13 for timing
L	Н	Р	Р	Р	L	Н	Н	
Х	L/NC	Р	Р	Р	L	L	Н	Device disabled
X	X	UP ²	Р	Р	L	L	UD ³	Fail-safe output when VDDI unpowered
Н	н	Р	Р	UP	Н	UD	L	VOA depends on VDDA
L	Н	Р	Р	UP	L	UD	L	state
Н	н	Р	UP	Р	UD	L	L	VOB depends on VDDB
L	Н	Р	UP	Р	UD	Н	L	state

Table 2.4. Si82394/8 PWM Input HS/LS Drivers with UVLO S	tatus
--	-------

Note:

1. The EN pin needs to be pulled down with a 100 k Ω resistor externally to GND.

2. The chip can be powered through the PWM input ESD diodes even if VDDI is unpowered. It is recommended that inputs be left unpowered when VDDI is unpowered. The EN pin has a special ESD circuit that prevents the IC from powering up through the EN pin.

3. UD = undetermined if same side power is UP.

2.3 Power Supply Connections

Isolation requirements mandate separating VDDI from the driver supplies. The decoupling caps for these supplies must be placed as close to the VDD and GND pins of the Si8239x as possible. The optimum values for these capacitors are 1 μ F and 0.1 μ F for VDDI and 10 μ F and 0.1 μ F for each driver supply. Low effective series resistance (ESR) capacitors, such as Tantalum, are recommended.

2.4 Power Dissipation Considerations

Proper system design must assure that the Si8239x operates within safe thermal limits across the entire load range. The Si8239x total power dissipation is the sum of the power dissipated by bias supply current, internal parasitic switching losses, and power dissipated by the series gate resistor and load. Equation 1 shows Si8239x power dissipation.

$$P_{D} = V_{DDI} * I_{DDI} + 2 * V_{DD2} * I_{DD2} + f * C_{L} * V_{DD2}^{2} * \left(\frac{R_{p}}{R_{p} + R_{g}}\right) + f * C_{L} * V_{DD2}^{2} * \left(\frac{R_{n}}{R_{n} + R_{g}}\right) + 2 * f * C_{int} * V_{DD2}^{2}$$
Equation 1.

Note: Where:

- P_D is the total Si8239x device power dissipation (W)
- I_{DDI} is the input side maximum bias current (from table 4.1, 3.8 mA)
- I_{DD2} is the driver side maximum bias current (from table 4.1, 6.5 mA)
- · Cint is the internal parasitic capacitance (370 pf)
- V_{DDI} is the input side VDD supply voltage (2.5 V to 5. 5V)
- V_{DD2} is the driver side supply voltage (10 V to 24 V)
- f is the switching frequency (Hz)
- C_L is the load capacitance (F)
- R_G is the external gate resistor (Ω)
- R_P is the RDS(ON) of the driver pull-up device (2.7 Ω)
- R_n is the RDS(ON) of the driver pull-down device (1 Ω)

Example calculation (using IDDx values from Table 4.1 for Si82397)

 $V_{DDI} = 5 V$

V_{DD2} = 12 V

f = 350 kHz

 $R_G = 22 \Omega$

$$C_L = 2 nF$$

 $P_{D} = 5 * .0021 + 2 * 12 * .0025 + 350000 * \left(2 * 10^{-9}\right) * 144 * \left(\frac{2.7}{2.7 + 22}\right) + 350000 * \left(2 * 10^{-9}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(370 * 10^{-12}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(\frac{1}{1 + 22}\right) * 144 * \left(\frac{1}{1 + 22}\right) + 2 * 350000 * \left(\frac{1}{1 + 22}\right) * 144 * \left(\frac{1}{1 + 22}\right)$

 P_D = 0.123 W is the total dissipated power by the Si8239x package.

From this, the driver junction temperature can be calculated using Equation 2.

$$T_i = T_A + P_D^* \theta_{ia}$$

Equation 2.

Note: Where:

- T_j is the junction temperature (°C)
- T_A is the ambient temperature (°C)
- P_D is the power dissipated in the package (W)
- Θ_{ja} is the thermal resistance of the package (100 °C/W from table 4.7)

For this example, assume that T_A is 25 °C.

 $T_i = 25 + 0.123 * 100$

T_i is 37.3 °C.

Equation 2 can be rearranged to determine the maximum package power dissipation for a given ambient temperature.

$$P_{D\max} = \left(\frac{T_{j\max} - T_A}{\theta_{ja}}\right)$$

Note: Where:

- P_{Dmax} is the maximum allowed power dissipation (W)
- T_{imax} is the maximum allowed junction temperature (150 °C from table 4.8)
- T_A is the ambient temperature (25 °C in this example)
- Θ_{ia} is the thermal resistance of the package (100 °C/W from table 4.7)

P_{Dmax} = 1.25 W

Substituting values used in this example back into Equation 1, establishes a relationship between the maximum capacitive load and switching frequency.

The following figure shows the relationship between the capacitive load and the switching frequency for four different driver supply voltages. In the figure, the points along the load line represent the package dissipation-limited value of CL as a function of switching frequency.



Figure 2.15. Max Load vs. Switching Frequency

2.5 Layout Considerations

It is most important to minimize ringing in the drive path and noise on the Si8239x VDD lines. Care must be taken to minimize parasitic inductance in these paths by locating the Si8239x as close to the device it is driving as possible. In addition, the VDD supply and ground trace paths must be kept short. For this reason, the use of power and ground planes is highly recommended. A split ground plane system having separate ground and VDD planes for power devices and small signal components provides the best overall noise performance.

2.6 Undervoltage Lockout Operation

Device behavior during start-up, normal operation and shutdown is shown in Figure 2.16 Si82391/2/3/6/8 Device Behavior during Normal Operation and Shutdown on page 11, where UVLO+ and UVLO- are the positive-going and negative-going thresholds respectively. Note that outputs VOA and VOB default low when input side power supply (VDDI) is not present.

2.6.1 Device Startup

Outputs VOA and VOB are held low during power-up until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs VIA and VIB.

2.6.2 Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. The input (control) side, Driver A and Driver B, each have their own undervoltage lockout monitors.

The Si8239x input side enters UVLO when VDDI < VDDIUV–, and exits UVLO when VDDI > VDDIUV+. The driver outputs, VOA and VOB, remain low when the input side of the Si8239x is in UVLO and their respective VDD supply (VDDA, VDDB) is within tolerance. Each driver output can enter or exit UVLO independently for the Si82394/5/6/7/8 products. For example, VOA unconditionally enters UVLO when VDDA falls below VDDAUV– and exits UVLO when VDDA rises above VDDAUV+. For the Si82390/1/3 products, when either VDDA or VDDB falls under VDDxUV–, this information is fed back through the isolation barrier to the input side logic which forces VOB or VOA to be driven low respectively under these conditions. If the application is driving a transformer for an isolated power converter, for example, this behavior is useful to prevent flux imbalances in the transformer. Please note that this feature implies that it can only be implemented when the VDDA and VDDB power supplies are independent from each other. If a bootstrap circuit is used for Si82390/1/3, it will prevent the IC from powering up. Do not use the Si82390/1/3 in conjunction with a bootstrap circuit for driver power.







Figure 2.17. Si82390/4/5/7 Device Behavior during Normal Operation and Shutdown

2.6.3 Control Inputs

VIA, VIB, and PWM inputs are high-true, TTL level-compatible logic inputs. A logic high signal on VIA or VIB causes the corresponding output to go high. For PWM input versions (Si82394/8), VOA is high and VOB is low when the PWM input is high, and VOA is low and VOB is high when the PWM input is low.

2.6.4 Enable Input

When brought low, the EN input unconditionally drives VOA and VOB low regardless of the states of VIA and VIB. Device operation terminates within tSD after EN = VIL and resumes within tRESTART after EN = VIH. The EN input has no effect if VDDI is below its UVLO level (i.e., VOA, VOB remain low). The EN pin should be connected to GNDI through a 100 k Ω pull-down resistor.

2.6.5 Delayed Startup Time

Product options Si82390/4/5/7 have a safe startup time (tSTARTUP_SAFE) of 1ms typical from input power valid to output showing valid data. This feature allows users to proceed through a safe initialization sequence with a monotonic output behavior.

2.6.6 RDY Pin

This is a digital output pin available on all options except the Si82397. The RDY pin is "H" if all the UVLO circuits monitoring VDDI, VDDA, and VDDB are above UVLO threshold. It indicates that device is ready for operation. An "L" status indicates that one of the power supplies (VDDI, VDDA, or VDDB) is in an unpowered state.

2.7 Programmable Dead Time and Overlap Protection

All high-side/low-side drivers (Si82394/8) include programmable dead time, which adds a user-programmable delay between transitions of VOA and VOB. When enabled, dead time is present on all transitions. The amount of dead time delay (DT) is programmed by a single resistor (RDT) connected from the DT input to ground per the equation below. Note that the dead time pin should be connected to GND1 through a resistor between the values of 6 k Ω and 100 k Ω and a filter capacitor of 100 pF in parallel as shown in Figure 3.1 Si82394/8 Application Diagram on page 14. It is highly recommended it not be tied to VDDI. See Figure 2.18 Dead Time Waveforms for High-Side/Low-Side Drivers on page 13 below.

DT (typical) = $1.97 \times RDT + 2.75$ where: DT = dead time (ns) and RDT = dead time programming resistor (k Ω) and 6 k Ω RDT < 100 k Ω

Equation 4.



A. Typical Dead Time Operation

Figure 2.18. Dead Time Waveforms for High-Side/Low-Side Drivers

2.8 De-glitch Feature

A de-glitch feature is provided on some options, as defined in the Ordering Guide. The de-glitch basically provides an internal time delay during which any noise is ignored and will not pass through the IC. It is about 30 ns; so, for these product options, the prop delay will be extended by 30 ns.

3. Applications

The following examples illustrate typical circuit configurations using the Si8239x.

3.1 High-Side/Low-Side Driver

The following figure shows the Si82394/8 controlled by a single PWM signal.



Figure 3.1. Si82394/8 Application Diagram

In the above figure, D1 and CB form a conventional bootstrap circuit that allows VOA to operate as a high-side driver for Q1, which has a maximum drain voltage of 1500 V. VOB is connected as a conventional low-side driver. Note that the input side of the Si8239x requires VDDI in the range of 2.5 to 5.5 V, while the VDDA and VDDB output side supplies must be between 6.5 and 24 V with respect to their respective grounds. The boot-strap start up time will depend on the CB cap chosen. Also note that the bypass capacitors on the Si8239x should be located as close to the chip as possible.

3.2 Dual Driver

The following figure shows the Si82390/1/5/6/7 configured as a dual driver. Note that the drain voltages of Q1 and Q2 can be referenced to a common ground or to different grounds with as much as 1500 Vdc between them.



Figure 3.2. Si82392/5/6/7 Application Diagram



Figure 3.3. Si82390/1/3 with Enhanced UVLO Feature Application Diagram

Because each output driver resides on its own die, the relative voltage polarities of VOA and VOB can reverse without damaging the driver. A dual driver can operate as a dual low-side or dual high-side driver and is unaffected by static or dynamic voltage polarity changes. The Si82390/1/3 come equipped with an enhanced UVLO feature as described in 2.6.2 Undervoltage Lockout. This feature is intended for systems which provide VDDA and VDDB as independent isolated power supplies. Si82390/1/3 are not recommended for use with bootstrap configuration for driver supply since the driver output will not be asserted unless both VDDA and VDDB are above the UVLO threshold.

4. Electrical Characteristics

Table 4.1. Electrical Characteristics^{1,2}

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DC Specifications	I					
Input-side Power Supply Voltage	VDDI		2.5	3.3	5.5	V
Driver Supply Voltage	VDDA, VDDB	Voltage between VDDA and GNDA, and VDDB and GNDB	6.5		24	V
Input Supply Quiescent Current EN = 0	IDDI(Q)	Si82390/1/2/3/4/5/6/8	_	2.8	3.8	mA
		Si82397	_	1.5	2.1	mA
Output Supply Quiescent Current, per channel EN = 0	IDDA(Q), IDDB(Q)	Si82390/1/2/3/4/5/6/8	—	4.2	6.5	mA
		Si82397		1.5	2.5	mA
Input Supply Active Current	IDDI	Si82390/1/2/3/5/6 VIA, VIB freq = 1 MHz	_	5.0	7.2	mA
		Si82394/8: PWM freq = 1 MHz	_	5.2	7.3	
		Si82397: VIA, VIB freq = 1 MHz		3.7	5.6	
Output Supply Active Current, per channel	IDDA/B	Si82390/1/2/3/4/5/6/8: Input freq = 1 MHz, no load	_	7.1	16.0	mA
		Si82397: Input freq = 1 MHz, no load		4.4	12.4	
Input Pin Leakage Current, VIA, VIB, PWM	IVIA, IVIB, IPWM		-10		+10	μA
Input Pin Leakage Current, EN	IENABLE		-10		+10	μA
Logic High Input Threshold	VIH	TTL Levels	2.0		_	V
Logic Low Input Threshold	VIL	TTL Levels	_		0.8	V
Input Hysteresis	VI _{HYST}		400	450	—	mV
Logic High Output Voltage	VOAH, VOBH	IOA, IOB = -1 mA	VDDA, VDDB – 0.04		_	V
Logic Low Output Voltage	VOAL, VOBL	IOA, IOB = 1 mA	_		0.04	V
Output Short-Circuit Pulsed Source Current	IOA(SCL), IOB(SCL)	See Figure 4.1 IOL Sink Cur- rent Test on page 19		4.0	_	A
Output Short-Circuit Pulsed Source Current	IOA(SCH), IOB(SCH)	See Figure 4.2 IOH Source Current Test on page 19		2.0	-	A
Output Sink Resistance	R _{ON(SINK)}		_	1.0	_	Ω
Output Source Resistance	R _{ON(SOURCE)}		_	2.7	_	Ω
VDDI Undervoltage Threshold	VDDI _{UV+}	VDDI rising	2.15	2.3	2.5	V
VDDI Undervoltage Threshold	VDDI _{UV-}	VDDI falling	2.1	2.2	2.4	V
VDDI Lockout Hysteresis	VDDI _{HYS}		80	100	_	mV

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDDA, VDDB Undervoltage Threshold	VDDA _{UV+} , VDDB _{UV+}	VDDA, VDDB rising				V
6 V			5.0	6.0	7.0	
8 V			7.2	8.6	10.0	
12 V			9.2	11.1	12.8	
VDDA, VDDB Undervoltage Threshold	VDDA _{UV-} , VDDB _{UV-}	VDDA, VDDB falling				V
6 V			4.7	5.8	6.7	
8 V			6.6	8.0	9.3	
12 V			8.7	10.1	11.6	
VDDA, VDDB Lockout Hysteresis	VDDA _{HYS} ,	UVLO = 6 V	200	280	_	mV
	VDDB _{HYS}	UVLO = 8 V	450	600	_	
		UVLO = 12 V	600	1000	_	
AC Specifications						
UVLO Fault Shutdown Time Enhanced		VDDA _{UV-} to VOB low	_	120	_	ns
Mode		VDDB _{UV} to VOA low				
Si82390/1/3 only						
UVLO Fault Shutdown Time		VDDA _{UV} to VOA low	—	10	-	ns
		$VDDB_{UV-}$ to VOB low				
UVLO fault to RDY	t_FLT		_	92	—	ns
Minimum Pulse Width			—	30	_	ns
Propagation Delay	t _{pHL} , t _{pLH}	Si82390/1/2/3/5/6/7 (with no de-glitch)	20	30	40	ns
VDDA/B = 12 V	t _{pHL}	Si82394/8 (with no de-glitch)	20	30	40	ns
C _L = 0 pF	t _{pLH}	Si82394/8 (with no de-glitch; measured with 6 kΩ RDT re- sistor; includes minimum dead time)	35	45	55	ns
	t _{pHL}	Si82394xx4/8xx4 (have de- glitch)	60	77	95	ns
	t _{pLH}	Si82394xx4/8xx4 (have de- glitch and measured with 6 kΩ RDT resistor; includes minimum dead time and de- glitch delay)	99	116	135	ns
Pulse Width Distortion $ t_{PLH} - t_{PHL} $	PWD	VDDA/B = 12 V C _L = 0 pF		2.7	5.60	ns
Drogrommod Dood Time for any durt		-	07	20	E7	
Programmed Dead Time for product options with 40–600 ns dead time set-	DT	$RDT = 6 k\Omega$	27	38	57	ns
ting range		RDT = 15 kΩ	70	90	130	
		RDT = 100 kΩ	450	590	750	
Output Rise and Fall Time	t _R ,t _F	C _L = 200 pF		_	12	ns

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Shutdown Time from Enable False	t _{SD}	All options with no de-glitch	—	_	60	ns
		All options with de-glitch		_	113	
Restart Time from Enable True	tRESTART	All options with no de-glitch	—	_	60	ns
		All options with de-glitch	—	—	95	
Device Start-up Time Input		Time from VDDI_= VDDI_UV+ to VOA, VOB = VIA, VIB	—		_	
Si82390/4/5/7	tSTART_SAFE			1		ms
Si82391/2/3/6/8	t _{START}			40		μs
Device Start-up Time	tstart_out	Time from VDDA/B = VDDA/		60	_	μs
Output		B_UV+ to VOA, VOB = VIA, VIB				
Common Mode Transient Immunity	СМТІ	VIA, VIB, PWM = VDDI or 0 V	35	100		kV/µs
		V _{CM} = 1500 V				
Note:	1			1	1	1

1.2.5 V < VDDI < 5.5 V; 6.5 V < VDDA, VDDB < 24 V; T_{A} = –40 to +125 °C.

2. Typical specs at 25 °C, VDDA = VDDB = 12 V for 5 V and 8 V UVLO devices, otherwise 15 V.

The following figures depict sink current, source current, and common-mode transient immunity test circuits, respectively.



Figure 4.1. IOL Sink Current Test







Figure 4.3. CMTI Test Circuit



CSA

The Si8239x is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.

60950-1: Up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

VDE

The Si8239x is certified according to VDE 0884-10. For more details, see File 5006301-4880-0001.

VDE 0884-10: Up to 891 V_{peak} for basic insulation working voltage.

60950-1: Up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

UL

The Si8239x is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 5000 V_{RMS} isolation voltage for basic protection.

CQC

The Si8239x is certified under GB4943.1-2011. For more details, see certificates CQCxxx (TBD).

Rated up to 600 V_{RMS} reinforced insulation working voltage; up to 1000 V_{RMS} basic insulation working voltage.

Note:

- 1. Regulatory Certifications apply to 2.5 kV_{RMS} rated devices which are production tested to 3.0 kV_{RMS} for 1 sec.
- 2. Regulatory Certifications apply to 5.0 kV_{RMS} rated devices which are production tested to 6.0 kV_{RMS} for 1 sec.
- 3. For more information, see Ordering Guide.

Parameter	Symbol	Test Condition	Value		Unit
			WBSOIC-16	NBSOIC-16	-
Nominal Air Gap (Clearance) ¹	L(101)		8.0	4.01	mm
Nominal External Tracking (Creepage)	L(102)		8.0	4.01	mm
Minimum Internal Gap (Internal Clear- ance)			0.014	0.014	mm
Tracking Resistance (Proof Tracking In- dex)	PTI	IEC60112	600	600	V
Erosion Depth	ED		0.019	0.019	mm
Resistance (Input- Output) ²	R _{IO}		10 ¹²	10 ¹²	Ω
Capacitance (Input- Output) ²	C _{IO}	f = 1 MHz	1.4	1.4	pF
Input Capacitance ³	CI		4.0	4.0	pF

Table 4.3. Insulation and Safety-Related Specifications

Note:

1. The values in this table correspond to the nominal creepage and clearance values as detailed in 7. Package Outline: 16-Pin Wide Body SOIC and 9. Package Outline: 16-Pin Narrow Body SOIC. VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 and 8.5 mm minimum for the WB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SO-IC16 and 7.6 mm minimum for the WB SOIC-16 package.

2. To determine resistance and capacitance, the Si8239x is converted into a 2-terminal device. Pins 1–8 are shorted together to form the first terminal, and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between these two terminals.

3. Measured from input pin to ground.

Table 4.4. IEC 60664-1 (VDE 0884) Ratings

Parameter	Test Condition	Specification		
		WB SOIC-16	NB SOIC-16	
Basic Isolation Group	Material Group	I	I	
Installation Classification	Rated Mains Voltages < 150 V _{RMS}	I-IV	I-IV	
	Rated Mains Voltages < 300 V _{RMS}	I-IV	I-III	
	Rated Mains Voltages < 400 V _{RMS}	1-111	I-II	
	Rated Mains Voltages < 600 V _{RMS}	1-111	1-11	

Parameter	Symbol	Test Condition	Characteristic		Unit
			WB SOIC-16	NB SOIC-16	
Maximum Working Insulation Voltage	V _{IORM}		891	560	V peak
Input to Output Test Voltage	V _{PR}	Method b1 (V _{IORM} x 1.875 = V _{PR} , 100% Production Test, t _m = 1 sec, Partial Dis- charge < 5 pC)	1671	1050	V peak
Transient Overvolt- age	V _{IOTM}	t = 60 sec	6000	4000	V peak
Pollution Degree (DIN VDE 0110, See Table 4.1 Electrical Characteristics ^{1,2} on page 16)			2	2	
Insulation Resistance at T_S , V_{IO} = 500 V	R _S		>10 ⁹	>10 ⁹	Ω
Note:					

Table 4.5. IEC 60747-5-5 Insulation Characteristics

Note:

1. Maintenance of the safety data is ensured by protective circuits. The Si8239x provides a climate classification of 40/125/21.

Table 4.6. IEC Safety Limiting Values¹

Parameter	Symbol	Test Condition	WB SOIC-16	NB SOIC-16	Unit
Safety Temperature	T _S		150	150	°C
Safety Input Current	IS	$\theta_{JA} = 100 \text{ °C/W (WB}$ SOIC-16), 105 °C/W (NB SOIC-16) $V_{DDI} = 5.5 \text{ V},$ $V_{DDA} = V_{DDB} = 24 \text{ V},$ $T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$	50	50	mA
Device Power Dissipation ²	P _D		1.2	1.2	W

Note:

1. Maximum value allowed in the event of a failure. Refer to the thermal derating curve in Figure 4.4 WB SOIC-16, NB SOIC-16 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per VDE 0884-10 on page 24.

2. The Si8239x is tested with VDDI = 5.5 V, VDDA = VDDB = 24 V, TJ = 150 °C, CL = 100 pF, input 2 MHz 50% duty cycle square wave.

Table 4.7. Thermal Characteristics

Parameter	Symbol	WB SOIC-16	NB SOIC-16	Unit
IC Junction-to-Air Ther- mal Resistance	θ_{JA}	100	105	°C/W

Table 4.8. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Мах	Unit
Ambient Temperature under Bias	T _A	-40	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Junction Temperature	TJ	_	+150	°C
Input-side Supply Volt- age	VDDI	-0.6	6.0	V
Driver-side Supply Volt- age	VDDA, VDDB	-0.6	30	V
Voltage on any Pin with respect to Ground	V _{IO}	-0.5	VDD + 0.5	V
Peak Output Current (t _{PW} = 10 µs, duty cycle = 0.2%)	I _{ОРК}	_	4.0	A
Lead Solder Tempera- ture (10 s)		-	260	°C
ESD per AEC-Q100	HBM	_	4	kV
-	CDM	_	2	kV
Maximum Isolation (Input to Output) (1 s) WB SO- IC-16		_	6500	V _{RMS}
Maximum Isolation (Out- put to Output) (1 s) WB SOIC-16		_	2500	V _{RMS}
Maximum Isolation (Input to Output) (1 s) NB SO- IC-16		_	4500	V _{RMS}
Maximum Isolation (Out- put to Output) (1 s) NB SOIC-16		-	2500	V _{RMS}

Note:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Figure 4.4. WB SOIC-16, NB SOIC-16 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per VDE 0884-10

5. Top-Level Block Diagrams



Figure 5.1. Si82390/1/3 Dual Isolated Drivers with Enhanced UVLO Safety



Figure 5.2. Si82392/5/6 Dual Isolated Drivers with RDY Pin



Figure 5.3. Si82394/98 Single-Input High-Side/Low-Side Isolated Drivers



Figure 5.4. Si82397 Dual Isolated Drivers

6. Pin Descriptions

[Γ		
VIA 🗌	1	16 VDDA	PWM	1	16 🗌 VDDA
VIВ 🗌	2	15 🗌 VOA	NC 🗌	2	15 🗌 VOA
VDDI 🗌	3	14 GNDA		3	14 GNDA
gndi 🗌	⁴ Si82390/91/3	13 🗌 NC	gndi 🗌	⁴ Si82394/8	13 🗌 NC
EN 🗌	5 Si82392/5/96	12 🗌 NC	EN 🗌	5	12 🗌 NC
NC 🗌	6	11 VDDB	DT 🗌	6	11 VDDB
RDY	7	10 🗌 VOB	RDY	7	10 🗌 VOB
	8	9 GNDB		8	9 GNDB
Į					
VIA 🗌	1	16 VDDA			
VIВ 🗌	2	15 🗌 VOA			
VDDI 🗌	3	14 GNDA			
gndi 🗌	4 Si82397	13 🗌 NC			
EN 🗌	5 5182397	12 🗌 NC			
NC 🗌	6	11 🗌 VDDB			
NC 🗌	7	10 🗌 VOB			
	8	9 GNDB			
l					

Figure 6.1. Si8239x SOIC-16

Table 6.1. Pin Descriptions

Pin Name	Description
PWM	PWM input
VIA	Non-inverting logic input terminal for Driver A.
VIB	Non-inverting logic input terminal for Driver B.
VDDI	Input-side power supply terminal; connect to a source of 2.5 to 5.5 V.
GNDI	Input-side ground terminal.
EN	Device ENABLE. When low or NC, this input unconditionally drives outputs VOA, VOB LOW. When high, device is ena- bled to perform in normal operating mode. It is strongly recommended that this input be connected to external logic level to avoid erroneous operation due to capacitive noise coupling.
DT	Dead time programming input. The value of the resistor connected from DT to ground sets the dead time between output transitions of VOA and VOB.
RDY	Power ready on secondary side for Driver A and Driver B (both UVLO thresholds for VDDA and VDDB need to be crossed). High state indicates UVLO thresholds crossed, low state indicates UVLO low condition. No reset is necessary.
NC	No connection.
GNDB	Ground terminal for Driver B.
VOB	Driver B output (low-side driver).
VDDB	Driver B power supply voltage terminal; connect to a source of 6.5 to 24 V.
GNDA	Ground terminal for Driver A.
VOA	Driver A output (high-side driver).
VDDA	Driver A power supply voltage terminal; connect to a source of 6.5 to 24 V.

7. Package Outline: 16-Pin Wide Body SOIC

The following figure illustrates the package details for the Si8239x in a 16-Pin Wide Body SOIC. The table lists the values for the dimensions shown in the illustration.



Figure 7.1. 16-Pin Wide Body SOIC

Table 7.1. Package Diagram Dimensions

Symbol	Millimeters			
	Min	Мах		
A	—	2.65		
A1	0.10	0.30		
A2	2.05 —			
b	0.31	0.51		
C	0.20	0.33		
D	10.30) BSC		
E	10.30) BSC		
E1	7.50 BSC			
е	1.27 BSC			
L	0.40	1.27		

Symbol	Millimeters		
	Min	Мах	
h	0.25	0.75	
θ	0°	8°	
ааа	_	0.10	
bbb	_	0.33	
200	_	0.10	
ddd	—	0.25	
eee	_	0.10	
fff	—	0.20	

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Outline MS-013, Variation AA.

4. Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.

8. Land Pattern: 16-Pin Wide Body SOIC

The following figure illustrates the recommended land pattern details for the Si8239x in a 16-Pin Wide-Body SOIC. The table lists the values for the dimensions shown in the illustration.



Figure 8.1. 16-Pin Wide Body SOIC PCB Land Pattern

Table 8.1. 16-Pin Wide Body SOIC Land Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	9.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.90

Note:

1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN for Density Level B (Median Land Protrusion).

2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

9. Package Outline: 16-Pin Narrow Body SOIC

The following figure illustrates the package details for the Si8239x in a 16-Pin Narrow-Body SOIC. The table lists the values for the dimensions shown in the illustration.



Figure 9.1. 16-Pin Narrow Body SOIC

Table 9.1. Package Diagram Dimensions

Dimension	Min	Мах	Dimension	Min	Max
A		1.75	L	0.40	1.27
A1	0.10	0.25	L2	0.25	BSC
A2	1.25	_	h	0.25	0.50
b	0.31	0.51	θ	0°	8°
С	0.17	0.25	aaa	0.	10
D	9.90	BSC	bbb	0.	20
E	6.00 BSC		ссс	0.	10
E1	3.90 BSC		ddd	0.	25
e	1.27	BSC			

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

10. Land Pattern: 16-Pin Narrow Body SOIC

The following figure illustrates the recommended land pattern details for the Si8239x in a 16-Pin Narrow-Body SOIC. The table lists the values for the dimensions shown in the illustration.



Figure 10.1. 16-Pin Narrow Body SOIC PCB Land Pattern

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55

Note:

1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion). 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

11. Top Markings

11.1 Si8239x Top Marking (16-Pin Wide Body SOIC)



11.2 Top Marking Explanation (16-Pin Wide Body SOIC)

Line 1 Marking:	Base Part Number	Si8239 = ISOdriver product series	
	Ordering Options	Y = Output configuration: 0, 1, 3, 4, 5, 6, 7, 8	
	See Ordering Guide for more informa- tion.	0, 1, 5, 6, 7 = Dual drivers	
		3 = Dual input (VIA, VIB) High Side/Low Side drivers	
		4, 8 = PWM input High side/Low side drivers	
		U = UVLO level: A, B, C	
		A = 6 V; B = 8 V; C = 12 V	
		V = Isolation rating: B, D	
		B = 2.5 kV; D = 5.0 kV	
		D = Dead time setting range: none, 4	
		none = 10–200 ns; 4 = 40–600 ns	
Line 2 Marking:	YY = Year	Assigned by the Assembly House. Corresponds to the year and workweek of the mold date.	
	WW = Workweek		
	TTTTTT = Mfg Code	Manufacturing Code from Assembly Purchase Order form.	
Line 3 Marking:	Circle = 1.5 mm Diameter	"e4" Pb-Free Symbol	
	(Center Justified)		
	Country of Origin	TW = Taiwan	
	ISO Code Abbreviation		



11.4 Top Marking Explanation (16-Pin Narrow Body SOIC)

Line 1 Marking:	Base Part Number	Si8239 = ISOdriver product series
	Ordering Options	Y = Output configuration: 0, 1, 2, 4, 5, 6, 7, 8
	See Ordering Guide for more informa-	0, 1, 5, 6, 7 = Dual drivers
	tion.	2 = Dual input (VIA, VIB) High side/Low side drivers
		4, 8 = PWM input High side/Low side drivers
		U = UVLO level: A, B, C
		A = 6 V; B = 8 V; C = 12 V
		V = Isolation rating: B, D
		B = 2.5 kV; D = 5.0 kV
		D = Dead time setting range: none, 4
		none = 10–200; 4 = 40–600
Line 2 Marking:	YY = Year	Assigned by the Assembly House. Corresponds to the year
	WW = Workweek	and workweek of the mold date.
	TTTTTT = Mfg Code	Manufacturing Code from Assembly Purchase Order form.

Table of Contents

1.	Ordering Guide	1
2.	System Overview	3
	2.1 Typical Performance Characteristics	4
	2.2 Family Overview and Logic Operation During Startup	
	2.3 Power Supply Connections	3
	2.4 Power Dissipation Considerations	9
	2.5 Layout Considerations	C
	2.6 Undervoltage Lockout Operation	0
	2.6.2 Undervoltage Lockout	
	2.6.3 Control Inputs 12 2.6.4 Enable Input. 12	
	2.6.5 Delayed Startup Time	2
	2.7 Programmable Dead Time and Overlap Protection	3
	2.8 De-glitch Feature	3
3.	Applications	4
	3.1 High-Side/Low-Side Driver	4
	3.2 Dual Driver	5
4.	Electrical Characteristics	5
5.	Top-Level Block Diagrams	5
6.	Pin Descriptions	3
7.	Package Outline: 16-Pin Wide Body SOIC	9
8.	Land Pattern: 16-Pin Wide Body SOIC	1
	Package Outline: 16-Pin Narrow Body SOIC.	2
	Land Pattern: 16-Pin Narrow Body SOIC.	
11	. Top Markings	
	11.1 Si8239x Top Marking (16-Pin Wide Body SOIC)	
	11.2 Top Marking Explanation (16-Pin Wide Body SOIC).	
	11.3 Si8239x Top Marking (16-Pin Narrow Body SOIC)	
	11.4 Top Marking Explanation (16-Pin Narrow Body SOIC)	J



Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, EZRadio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com