# **ACSL-7210**

# Dual-Channel (Bidirectional) 25 MBd CMOS Buffered Input Digital Optocoupler



# **Data Sheet**




## **Description**

The ACSL-7210 is a dual-channel bidirectional 25 MBd digital optocoupler utilizes CMOS IC technology and patented packaging technologies to achieve high isolation voltage 3750 V<sub>RMS</sub> in a < 2 mm low profile narrow-body SOIC-8 package. The device optimizes for bidirectional industrial communication networks such as Fieldbus (PROFIBUS) and Serial Peripheral Interface (SPI) applications.

The main building blocks of the ACSL-7210 for each channel are a CMOS LED driver IC that is controlled by a CMOS logic input signal, a high speed LED, and a CMOS detector IC. These building blocks allow fast propagation delay of 40 ns and short pulse width distortion of 10 ns maximum.

The ACSL-7210 has common-mode noise immunity of typical 35 kV/ $\mu$ s at 1000 V<sub>CM</sub>, with UL recognized with isolation voltage of 3750 V<sub>RMS</sub> for 1 minute, and IEC/EN/DIN EN 60747-5-5 working insulation voltage V<sub>IORM</sub> of 567 V<sub>PEAK</sub> with reinforced insulation.

### **Functional Diagram**



\* A 0.1  $\mu F$  bypass capacitor must be connected between pins  $V_{DD1}$  and  $GND_1$ , and  $V_{DD2}$  and  $GND_2$ 

#### **Features**

- Dual-Channel (Opposite direction orientation)
- High Speed: DC to 25 MBd
- 3.3 V and 5 V CMOS Compatibility
- CMOS input and output
- 25 kV/μs minimum Common Mode Rejection (CMR) at V<sub>CM</sub> = 1000 V
- Guaranteed AC and DC performance over wide temperature: -40 °C to +105 °C
- Safety and Regulatory Approvals: (pending):
  - UL 1577 3750 V<sub>rms</sub> for 1 minute
  - IEC/EN/DIN EN 60747-5-5 for Reinforced Insulation 567 V<sub>PEAK</sub>

## **Applications**

- Digital Fieldbus Isolation: PROFIBUS, CC-Link, DeviceNet, SDS
- Multiplexed Data Transmission
- General Instrument and Data Acquisition
- Computer Peripheral Interface
- Microprocessor System Interface

#### TRUTH TABLE (POSITIVE LOGIC)

Input side V <sub>DD</sub> state	Output side V <sub>DD</sub> state	VI	LED	V <sub>0</sub>
Power	Power	HIGH	OFF	HIGH
Supplied	Supplied	LOW	ON	LOW
No Power	Power Supplied	Χ	OFF	HIGH

**CAUTION:** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD. The components featured in this datasheet are not to be used in military or aerospace applications or environments.

# **Ordering Information**

ACSL-7210 is UL Recognized with 3750 V<sub>RMS</sub> for 1 minute per UL1577.

	Option				IEC/EN/DIN EN	
Part number	RoHS Compliant	Package	Surface Mount	Tape & Reel	60747-5-5	Quantity
ACSL-7210	-00RE	SO-8	Х			100 per tube
	-06RE		X		Х	100 per tube
	-50RE		X	Х		1500 per reel
	-56RE		X	Х	Х	1500 per reel


To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

**Example 1:** ACSL-7210-50RE to order RoHS-compliant Surface Mount 8-pin package in Tape-and-Reel packaging.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

# **Package Outline Drawings**

# ACSL-7210 SO-8 Package



## **Solder Reflow Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

# **Regulatory Information**

The ACSL-7210 will be approved by the following organizations:

#### UL

Approval under UL 1577, component recognition program up to VISO = 3750 VRMS.

# CSA

Approval under CSA Component Acceptance Notice #5.

IEC/EN/DIN EN 60747-5-5 (Option 06RE only)

## **Insulation and Safety Related Specifications**

Parameter	Symbol	ACSL-7210	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	4.3	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	4.3	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

# IEC/EN/DIN EN 60747-5-5 Insulation Characteristics\* (Option 06RE)

		Characteristic	
Description	Symbol	ACSL-7210	Unit
Installation classification per DIN VDE 0110/39, Table 1			
for rated mains voltage $\leq$ 150 $V_{rms}$		I – IV	
for rated mains voltage $\leq$ 300 $V_{rms}$		I – IV	
for rated mains voltage $\leq$ 600 $V_{rms}$		I – III	
Climatic Classification		40/105/21	
Pollution Degree (DIN VDE 0110/39)		2	
Maximum Working Insulation Voltage	$V_{IORM}$	567	$V_{peak}$
Input to Output Test Voltage, Method b*	$V_{PR}$	1063	$V_{peak}$
$V_{IORM}$ x 1.875= $V_{PR}$ , 100% Production Test with $t_m$ =1 sec, Partial discharge < 5 pC			,
Input to Output Test Voltage, Method a*	V <sub>PR</sub>	907	V <sub>peak</sub>
$V_{IORM}$ x 1.6= $V_{PR}$ , Type and Sample Test, $t_m$ =10 sec, Partial discharge < 5 pC			F
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 60 sec)	$V_{IOTM}$	6000	$V_{peak}$
Safety-limiting values – maximum values allowed in the event of a failure.			
Case Temperature	$T_S$	175	°C
Input Current	I <sub>S, INPUT</sub>	75	mA
Output Power	P <sub>S</sub> , OUTPUT	600	mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	Rs	10 <sup>9</sup>	Ω

<sup>\*</sup> Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-5) for a detailed description of Method a and Method b partial discharge test profiles.

# **Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Units
Storage Temperature	Ts	-55	125	°C
Operating Temperature	T <sub>A</sub>	-40	105	°C
Supply Voltage	$V_{DD1}, V_{DD2}$	0	6.5	V
Input Voltage	V <sub>IA</sub> , V <sub>IB</sub>	-0.5	V <sub>DD</sub> + 0.5	V
Output Voltage	$V_{OA}, V_{OB}$	-0.5	V <sub>DD</sub> + 0.5	V
Average Output Current	I <sub>O</sub>		10	mA
Input Power Dissipation [1]	P <sub>I</sub>		72	mW
Output Power Dissipation [1]	P <sub>O</sub>		62	mW
Lead Solder Temperature T <sub>LS</sub>		260 °C for 1	10 sec, 1.6 mm bel	low seating plane

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Max	Units
Operating Temperature	T <sub>A</sub>	-40	105	°C
Supply Voltage (3.3V)	$V_{DD1}, V_{DD2}$	3.0	3.6	V
Supply Voltage (5V)	$V_{DD1}, V_{DD2}$	4.5	5.5	V
Logic High Input Voltage	V <sub>IH</sub>	$0.7 \times V_{DD}$	$V_{DD}$	V
Logic Low Input Voltage	V <sub>IL</sub>	0	$0.3 \times V_{DD}$	V
Input Signal Rise and Fall Times	t <sub>r</sub> , t <sub>f</sub>		1	ms

# **Electrical Specifications (DC)**

Over recommended temperature ( $T_A = -40$  °C to 105 °C) and supply voltage ( $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ ), ( $3 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ), ( $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ , 3 V  $\le V_{DD2} \le 3.6 \text{ V}$ ) and ( $3 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ ). All typical specifications are at  $V_{DD1} = V_{DD2} = +3.3 \text{ V}$ ,  $V_{DD2} = +3.3 \text{ V}$ ,

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions
Logic Low Supply Current [2]	I <sub>DD1L</sub> , I <sub>DD2L</sub>		9	15	mA	V <sub>I</sub> = 0 V Figure 1
Logic High Supply Current [2]	I <sub>DD1H</sub> , I <sub>DD2H</sub>		1.9	5	mA	V <sub>I</sub> = V <sub>DD</sub> Figure 2
Input Current	I <sub>IA</sub> , I <sub>IB</sub>	-10		10	μΑ	
Logic High Output Voltage	$V_{OH}$	V <sub>DD</sub> - 0.1	3.3		V	$I_O = -20 \mu A$ , $V_I = V_{IH}$
		V <sub>DD</sub> - 1.0	3.1		V	$I_O = -4 \text{ mA}, V_I = V_{IH}$
Logic Low Output Voltage	$V_{OL}$		0	0.1	V	$I_O = 20 \mu A$ , $V_I = V_{IL}$
			0.14	1.0	V	$I_O = 4 \text{ mA}, V_I = V_{IL}$

## Switching Specifications (AC)

Over recommended temperature ( $T_A = -40$  °C to 105 °C) and supply voltage ( $4.5 \text{ V} \le \text{V}_{DD1} \le 5.5 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{DD2} \le 5.5 \text{ V}$ ), ( $3 \text{ V} \le \text{V}_{DD1} \le 3.6 \text{ V}$ ,  $3 \text{ V} \le \text{V}_{DD2} \le 3.6 \text{ V}$ ), ( $4.5 \text{ V} \le \text{V}_{DD1} \le 5.5 \text{ V}$ ,  $3 \text{ V} \le \text{V}_{DD2} \le 3.6 \text{ V}$ ) and ( $3 \text{ V} \le \text{V}_{DD1} \le 3.6 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{DD2} \le 5.5 \text{ V}$ ). All typical specifications are at  $V_{DD1} = V_{DD2} = +3.3 \text{ V}$ ,  $V_{A} = 2.5 \text{ °C}$ , unless otherwise specified.

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions
Propagation Delay Time to Logic Low Output <sup>[3]</sup>	t <sub>PHL</sub>		27	40	ns	C <sub>L</sub> = 15 pF, CMOS Signal Levels Figures 3,4
Propagation Delay Time to Logic High Output <sup>[3]</sup>	t <sub>PLH</sub>		25	40	ns	C <sub>L</sub> = 15 pF, CMOS Signal Levels Figures 3,4
Pulse Width	t <sub>PW</sub>	40			ns	C <sub>L</sub> = 15 pF, CMOS Signal Levels
Pulse Width Distortion <sup>[4]</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	PWD		1.8	8	ns	$3 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ $C_L = 15 \text{ pF, CMOS Signal Levels}$ Figures 5, 6
				10	ns	C <sub>L</sub> = 15 pF, CMOS Signal Levels
Propagation Delay Skew [5]	t <sub>PSK</sub>			20	ns	C <sub>L</sub> = 15 pF, CMOS Signal Levels
Output Rise Time (10% – 90%)	t <sub>R</sub>		5.1		ns	C <sub>L</sub> = 15 pF, CMOS Signal Levels
Output Fall Time (90% - 10%)	t <sub>F</sub>		3.8		ns	Figure 7
Common Mode Transient Immunity at Logic High Output <sup>[6]</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{CM} = 1000 \text{ V}, T_A = 25 ^{\circ}\text{C}$ $V_I = V_{DD1}, V_O > 0.8 \times V_{DD2}$
Common Mode Transient Immunity at Logic Low Output <sup>[6]</sup>	CM <sub>L</sub>	25	35		kV/μs	$V_{CM} = 1000 \text{ V}, T_A = 25 ^{\circ}\text{C}$ $V_I = 0 \text{ V}, V_O < 0.8 \text{ V}$

## **Package Characteristics**

All typical at TA = 25 °C

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input-Output Insulation [7,8,9]	$V_{ISO}$	3750			$V_{RMS}$	RH < 50% for 1 min. $T_A = 25$ °C
Input-Output Resistance [7]	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	V <sub>I-O</sub> = 500 V
Input-Output Capacitance	C <sub>I-O</sub>		1		pF	f=1 MHz, $T_A = 25$ °C
Input Capacitance [10]	C <sub>I</sub>		6		pF	

#### Notes:

- Per channel.
- 2. LED is ON when  $V_l$  is low and OFF when  $V_l$  is high.
- 3.  $t_{PHL}$  propagation delay is measured from the 50% level on the falling edge of the  $V_{I}$  signal to the 50% level of the falling edge of the  $V_{O}$  signal.  $t_{PLH}$  propagation delay is measured from the 50% level on the rising edge of the  $V_{I}$  signal to the 50% level of the rising edge of the  $V_{O}$  signal.
- 4. PWD is defined as |t<sub>PHL</sub> t<sub>PLH</sub>|.
- 5. t<sub>PSK</sub> is equal to the magnitude of the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be seen between units at any given temperature within the recommended operating conditions.
- 6. CMH is the maximum common mode voltage slew rate that can be sustained while maintaining  $V_O > 0.8 \ V_{DD2}$ . CML is the maximum common mode voltage slew rate that can be sustained while maintaining  $V_O < 0.8 \ V$ . The common mode voltage slew rates apply to both rising and falling common mode voltage edges.
- 7. Device is considered a two-terminal device: pins 1, 2, 3, and 4 are shorted together and pins 5, 6, 7, and 8 are shorted together.
- 8. In accordance with UL1577, ACSL-7210 is proof-tested by applying an insulation test voltage  $\geq$  4500 V<sub>RMS</sub> for 1 second (leakage detection current limit, I<sub>I-O</sub>  $\leq$  5  $\mu$ A).
- 9. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or Avago Technologies Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."
- 10.  $C_l$  is the capacitance measured at pin 3 or pin 7 ( $V_l$ ).




Figure 1.Typical Logic Low Supply Current vs. temperature




Figure 3. Typical propagation delay vs. temperature at 3.3 V supply voltage




Figure 5. Typical pulse width distortion vs. temperature at 3.3 V supply voltage




Figure 2. Typical Logic High Supply Current vs. temperature




Figure 4. Typical propagation delay vs. load capacitance at 3.3 V supply voltage




Figure 6. Typical pulse width distortion vs. load capacitance at 3.3 V supply voltage




Figure 7. Typical rise and fall time vs. temperature at 3.3 V supply voltage

# **Application Information**

# **Bypassing and PC Board Layout**

The ACSL-7210 optocoupler is extremely easy to use. No external interface circuitry is required because ACSL-7210 uses high-speed CMOS IC technology, allowing CMOS logic to be directly connected to the inputs and outputs.

The only external components required for proper operation are two bypass capacitors. Capacitor value should be between 0.01  $\mu$ F and 0.1  $\mu$ F. For each capacitor, the total lead length between both ends of the capacitor and the power supply pins should not exceed 20 mm.

Figure 8 shows the typical application diagram for 25 MBd bidirectional ACSL-7210 and 10 MBd ultra low-power ACPL-M61L, providing isolation in PROFIBUS (RS485) communication. ACSL-7210 isolates the transmitting and receiving data channels while ACPL-M61L isolates the transmit enable signal.




Figure 8. Isolated PROFIBUS (RS485) communication with ACSL-7210 and ACPL-M61L

For the SPI interface, the ACSL-7210 is used for serial data in/out isolation (2 channels bidirectional). The third channel - clock signal isolation is provided by ACPL-077L, 25 MBd CMOS digital optocoupler. Figure 9 shows the SPI isolated communication between master and slave devices using ACSL-7210 and ACPL-077L.




Figure 9. Isolated SPI between master and slave devices using ACSL-7210 and ACPL-077L