

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, emplo



July 2015

FDMT800120DC

N-Channel Dual CoolTM 88 PowerTrench® MOSFET **120 V, 128 A, 4.2 m**Ω

Features

- Max $r_{DS(on)} = 4.2 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 20 \text{ A}$
- Max $r_{DS(on)} = 6.4 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 16 \text{ A}$
- Advanced Package and Silicon combination for low r_{DS(on)} and high efficiency
- Next generation enhanced body diode technology, engineered for soft recovery
- Low profile 8x8mm MLP package
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant


General Description


This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench® process. Advancements in both silicon and Dual $\mathsf{Cool}^\mathsf{TM}$ package technologies have been combined to offer the lowest $r_{DS(on)}$ while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.

Applications


- OringFET / Load Switching
- Synchronous Rectification
- DC-DC Conversion







Bottom



Dual CoolTM 88 **MOSFET Maximum Ratings** $T_A = 25$ °C unless otherwise noted.

Symbol	Param	eter		Ratings	Units
V_{DS}	Drain to Source Voltage			120	V
V_{GS}	Gate to Source Voltage			±20	V
	Drain Current -Continuous	T _C = 25 °C	(Note 5)	128	
	-Continuous	T _C = 100 °C	(Note 5)	81	A
^I D	-Continuous	T _A = 25 °C	(Note 1a)	20	A
	-Pulsed		(Note 4)	767	
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	1350	mJ
В	Power Dissipation	T _C = 25 °C		156	W
P_{D}	Power Dissipation	T _A = 25 °C	(Note 1a)	3.2	VV
T _J , T _{STG}	Operating and Storage Junction Tempera	ature Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Top Source)	1.6	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Bottom Drain)	0.8	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	81	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1i)	15	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1j)	21	
R _{0.IA}	Thermal Resistance, Junction-to-Ambient	(Note 1k)	9	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
800120DC	FDMT800120DC	Dual Cool TM 88	13"	13.3 mm	3000 units

Electrical Characteristics $T_J = 25 \, ^{\circ}\text{C}$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Off Chara	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	120			V
$\Delta BV_{DSS} \over \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C		97		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 96 V, V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2.0	3.1	4.0	V
$\Delta V_{GS(th)}$ ΔT_J	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25 °C		-12		mV/°C
		V _{GS} = 10 V, I _D = 20 A		3.45	4.2	
r _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 6 \text{ V}, I_D = 16 \text{ A}$		4.6	6.4	mΩ
. ,		$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}, T_J = 125 \text{ °C}$		6.3	7.7	
9 _{FS}	Forward Transconductance	V _{DS} = 5 V, I _D = 20 A		69		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V 60 V V 0 V		5605	7850	рF
C _{oss}	Output Capacitance	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1 \text{ MHz}$		778	1090	pF
C _{rss}	Reverse Transfer Capacitance	1 - 1 1/11/12		27	40	pF
R_g	Gate Resistance		0.1	1.4	3.5	Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time				29	47	ns
t _r	Rise Time	$V_{DD} = 60 \text{ V}, I_{D} = 20$	V _{DD} = 60 V, I _D = 20 A,		18	33	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, R_{GEN}$	= 6 Ω		40	64	ns
t _f	Fall Time				9.5	19	ns
$Q_{g(TOT)}$	Total Gate Charge	V _{GS} = 0 V to 10 V			76	107	nC
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 \text{ V to 6 V}$	V _{DD} = 60 V,		48	68	nC
Q_{gs}	Gate to Source Charge		I _D = 20 A		25		nC
Q_{gd}	Gate to Drain "Miller" Charge				15		nC

Drain-Source Diode Characteristics


V	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 2.9 A$ (Note 2)	0.7	1.1	٧/
V _{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = 20 A$ (Note 2)	0.8	1.2	V
t _{rr}	Reverse Recovery Time	I _F = 20 A, di/dt = 100 A/μs	87	139	ns
Q _{rr}	Reverse Recovery Charge	TIF = 20 A, αι/αι = 100 A/μs	164	263	nC

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Top Source)	1.6	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Bottom Drain)	0.8	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	81	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1c)	26	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1d)	34	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1e)	14	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1f)	16	*C/VV
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1g)	26	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1h)	60	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1i)	15	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1j)	21	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1k)	9	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1I)	11	

NOTES:

1. R_{0JA} is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R_{0CA} is determined by the user's board design.



a. 38 °C/W when mounted on a 1 in² pad of 2 oz copper



b. 81 °C/W when mounted on a minimum pad of 2 oz copper

- c. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in² pad of 2 oz copper
- d. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper
- e. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper
- f. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- g. 200FPM Airflow, No Heat Sink,1 in² pad of 2 oz copper
- h. 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper
- i. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in 2 pad of 2 oz copper
- j. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper
- $k.\ 200 FPM\ Airflow,\ 45.2x41.4x11.7mm\ Aavid\ Thermalloy\ Part\ \#\ 10-L41B-11\ Heat\ Sink,\ 1\ in^2\ pad\ of\ 2\ oz\ copperator of\ 2\ oz\ copperator\ 2$
- I. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- 2. Pulse Test: Pulse Width < 300 $\mu\text{s},$ Duty cycle < 2.0%.
- 3. E_{AS} of 1350 mJ is based on starting $T_J = 25$ °C; N-ch: L = 3 mH, $I_{AS} = 30$ A, $V_{DD} = 120$ V, $V_{GS} = 10$ V. 100% test at L = 0.1 mH, $I_{AS} = 93$ A.
- 4. Pulsed Id please refer to Fig 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

Typical Characteristics T_J = 25 °C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation







Figure 13. Junction-to-Case Transient Thermal Response Curve



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and h

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative