Panasonic

Panasonic Semiconductor Singapore
A Division of Panasonic Semiconductor Asia Pte Ltd

Company Registration No. 197803125E 22, Ang Mo Kio Industrial Park 2, Singapore 569506. Tel: (65)64818811 Fax: (65)64816486

DOCUMENT COVER PAGE APPROVED

Note: This cover page establishes the Doc No., Title and current status of the attached document.


			<u> </u>	
Doc No.	SDSC-PSE-AN7164	Issue Level	Rev	Eff Date
DOC NO.	3D3C-F3E-AN7 104	1	4	27-FEB-06
Doc Title	Product Specifications for AN7164	Total no. of pag (excluding this	1	8

Revision History

Issue	Rev	Eff Date	S/N	Page	Change Details	Remarks
1	3	16-DEC-04	1	-	Added this cover page.	
			2	6	Removed this page.	
			3	6A	Added this page for leadfree specification.	
			4	6A	Amended Outer Lead Surface Process & Chip	
					Mounting method.	
	4	27-FEB-06	1	5	Removed physical product marking indication.	
			2	6A	Amended outer lead surface process.	

Prepared	ft.
Checked	RO
Approved	Holensa

Product Specifications AN7164



Structure	Silicon Monolithic Bipolar IC
Appearance	FP12S Plastic Package (Power Type with Fin attached)
Application	Stereo Set • Karaoke • TV
Function	Low Frequency Power Amplifier

A	Absolute Maximum Ratings				
No.	Item	Symbol	Ratings	Unit	Note
1	Storage Temperature	Tstg	-55 ~ +150	° C	1
2	Operating Ambient Temperature	Topr	-30 ~ +75	° C	1
3	Operating Ambient Pressure	Popr	1.013x10 ⁵ ±0.61x10 ⁵ (1.0±0.6)	Pa (atm)	
4	Operating Constant Acceleration	Gopr	9,810 (1000)	m/s ² (G)	
5	Operating Shock	Sopr	4,900 (500)	m/s ² (G)	
6	Supply Voltage	Vcc	30	V	2
7	Supply Current	Icc	5.0	A	
8	Power Dissipation	PD	62.5	W	θj-c = 2.0 (°C/W)

Operating Supply Voltage Range	Vcc	8.3V ~ 24V

Note 1) The temperature of all items shall be Ta=25°C except storage temperature and operating ambient temperature.

2) No signal.

Eff. Date	Eff. Date	Eff. Date	Eff. Date
6-SEP-88	30-MAY-95	17-JUL-98	

Prepared	Miaso.
Checked	20
Approved	Alenno

Product Specifications **AN7164**



Page No. 2

В	Electrical Character			ss otherwise specified, the Vcc=21V, $R_L=8\Omega$, freq=					5°C
No	Item	Symbol	Test Cir-			Limits		Unit	Note
140	Henr	Symbol	cuit	Conditions	min	typ	max		11000
1	Quiescent Circuit Current	I _{CQ}	1	Vin=0	_	55	100	mA	
2	Output Noise Voltage	V _{no}	1	Rg=10kΩ	-	0.85	1.3	mV	3
3	Output Offset Voltage	Voffset	1	Vin=0	-	0	300	mV	
4	Total Harmonic Distortion	THD	1	P _O =1W	-	0.07	0.3	%	
5	Voltage Gain	G_{V}	1	P _O =1W	49.5	51.5	53.5	dB	
6	Maximum Power Output	PO	1	THD=10%	24	30	-	W	
7	Ripple Rejection Ratio	R.R	1	Rg=0 Supply ripple	45	51	Aug.	dB	3,4
8	Standby Current	I _{STB}	1	Pin 6 OPEN	-144	-	3	μΑ	

Note 3) Measure with DIN/Audio filter.

4) Ripple frequency = 120Hz, 1Vrms.

Eff. Date	Eff. Date	Eff. Date	Eff. Date
6-SEP-88	30-MAY-95	17-JUL-98	

Product Specifications

AN7164

Ref No.

Ref No.

Ref No.


Page No.

Ref No.

Re

(Description of test circuit and test method)

Test Circuit 1




No.		S1	S2	S 3
1	Icq	OFF	С	ON
2	Vno	ON	b	ON
3	Voffset	ON	С	ON
4	THD	ON	a	ON
5	Gv	ON	a	ON
6	Po	ON	a	ON
7	R.R	ON	с	ON
8	I _{STB}	OFF	С	OFF

Note) Pin 6 is a stand-by pin.

Eff. Date	Eff. Date	Eff. Date	Eff. Date
6-SEP-88	30-MAY-95	17-JUL-98	


Prepared	CK.agr.
Checked	6
Approved	BRUNO

Product Specifications AN7164



Page No. 4

Circuit Function Block Diagram



Pin Descriptions

Pin No.	Description	Pin No.	Description
1	Ripple Filter	7	Output (Ch1)
2	Negative Feedback (Ch2)	8	Bootstrap (Ch1)
3	GND (Input)	9	GND (Output)
4	Negative Feedback (Ch1)	10	Output (Ch2)
5	Input	11	Bootstrap (Ch2)
6	Standby / Mute	12	Vcc

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
6-SEP-88	30-MAY-95	17-JUL-98		

APPROVED EXTERNALISSUE

Prepared	Yiap Shi Hui
Checked	John Ng
Approved	T. Sugimura

Product Specifications


AN7164

Ref No	F
10011101	_
Total Page	8
Page No.	5

Package Name

FP12S

Unit: mm



(): Reference value

*4

Eff. Date	Eff. Date	Eff. Date	Eff. Date
06-SEP-88	30-MAY-95	17-JUL-98	24-FEB-06

Prepared	Yiap Shi Hui
Checked	John Ng
Approved	T. Sugimura

Product Specifications (Leadfree)

AN7164


APPE	ROVED	
Ref No.	IAL ISSUE	-
Total Page	VAL 13301	
Page No.	6A	

(Structure Description)

Chip surface passivation	SiN,	PSG,	Others ()	1
Lead frame material	Fe group,	Cu group,	Others ()	2,6
Inner lead surface process	Ag plating,	Au plating,	Others ()	2
Outer lead surface process	General Customer SC Buyback:	r: Solder Plating (98Sn-2Bi) Solder Dip (95.5Sn-2Ag-2			6
Chip mounting method	Ag paste,	Au-Si alloy, Solder (9	5.5Pb-2.5Ag-2S	Sn)**,	3
Wire bonding method	Thermalsonic	bonding,	Others ()	4
Wire material	Au,	Diameter <u>38</u> μm	Others ()	4
Mold material	Epoxy,		Others ()	5
Molding method	Transfer mold	, Multiplunger mold,	Others ()	5
Fin material	Cu group,		Others ()	7

Package FP12S

** Under RoHS exemption clause, Lead (Pb) in high melting temperature type solder (ie. tin-lead solder alloy containing more than 85% of lead), is exempted until 2010.



Eff. Date	Eff. Date	Eff. Date	Eff. Date
16-DEC-04	24-FEB-06		

Prepared	(Kian)
Checked	AD
Approved	HunNa

Product Specifications (Technical Data) AN7164



Page No.


7

FP-12S Package Power Dissipation

PD - Ta

$$Rth(j-c) = 2^{\circ}C/W$$

$$Rth(j-a) = 42^{\circ}C/W$$



Ambient Temperature, Ta (°C)

Eff. Date	Eff. Date E	Eff. Date	Eff. Date
6-SEP-88	30-MAY-95 1	17-JUL-98	

Prepared	Deg.
Checked	S
Approved	Blanto

Product Specifications AN7164




Page No. 8

(Precaution)

When standby is OFF (apply 5V at pin 6) at high temperature, the output disappears because ripple filter fast discharge circuit misoperates. It is necessary to force about 1mA of current into pin 1 when standby is OFF.

Below is one of the example for the application circuit.



Note) Please take note if the external circuit used is by following the test circuit, the standby function may misoperate and IC cannot function.

1			
Eff. Date	Eff. Date	Eff. Date	Eff. Date
6-SEP-88	30-MAY-95	17-JUL-98	