

# Cool-Power® ZVS Switching Regulators

PI3749-x0



# 16V to 34V<sub>IN</sub>, 12V to 28V<sub>OUT</sub>, 240W Cool-Power ZVS Buck-Boost

## **Product Description**

The PI3749-x0 is high efficiency, wide range DC-DC ZVS Buck-Boost regulator. This high density System-in-Package (SiP) integrates controller, power switches, and support components. The integration of a high performance Zero-Voltage Switching (ZVS) topology, within the PI3749-x0, increases point of load performance providing best in class power efficiency. The PI3749-x0 requires an external inductor, resistive feedback divider and minimal capacitors to form a complete DC-DC switching mode buck-boost regulator.

The ZVS architecture also enables high frequency operation while minimizing switching losses and maximizing efficiency. The high switching frequency operation reduces the size of the external filtering components, improves power density, and enables very fast dynamic response to line and load transients.



#### **Features & Benefits**

- Up to 98.5% efficiency at 800kHz F<sub>SW</sub>
- Up to 240W of continuous output power (for specific conditions)
- Fast transient response
- Parallel capable with single wire current sharing
- External frequency synchronization / interleaving
- High Side Current Sense Amplifier
- General Purpose Amplifier
- Input Over/Undervoltage Lockout (OVLO/UVLO)
- Output Overvoltage Protection (OVP)
- Overtemperature Protection (OTP)
- · Fast and slow current limits
- -40°C to 115°C operating range (T<sub>J</sub>)
- Excellent light load efficiency
- Optional I<sup>2</sup>C<sup>™</sup> \* functionality & programmability:
  - V<sub>OUT</sub> margining
  - Fault reporting
  - Enable and SYNCI pin polarity


## **Applications**


- Computing, Communications, Industrial
- Variable output step up/down voltage regulation

#### **Package Information**

10mm x 14mm x 2.56mm LGA SiP

# **Typical Application**





<sup>\*</sup> I<sup>2</sup>C™ is a trademark of NXP semiconductor

## **Contents**

Order Information	3
Absolute Maximum Ratings	3
Pin Description	4
Package Pin-Out	5
Large Pin Blocks	5
Storage and Handling Information	6
Block Diagram	6
Electrical Characteristics	7
Performance Characteristics T <sub>A</sub> = 25°C	10
Efficiency & Power Loss T <sub>A</sub> = 25°C	
Safe Operating Area T <sub>A</sub> = 25°C	12
Thermal De-Rating	13
MTBF	14
Functional Description	15
Enable	15
Switching Frequency Synchronization	15
Soft-Start and Tracking	15
Remote Sensing Differential Amplifier	15
Power Good	15
Output Current Limit Protection	15
Input Undervoltage Lockout	15
Input Overvoltage Lockout	15
Output Overvoltage Protection	15
Overtemperature Protection	16
Pulse Skip Mode (PSM)	16
Variable Frequency Operation	16
IMON Amplifier	16
I <sup>2</sup> C Interface Operation	16

Applications Information	17
Input / Output Range Limitation	17
Output Voltage Trim	17
Soft-Start Adjustment and Tracking	17
Inductor Pairing	17
Thermal De-rating	17
Filter Considerations	17
Parallel Operation	18
<u>I<sup>2</sup>C Addressing</u>	20
<u>I<sup>2</sup>C Command Structure</u>	20
<u>J<sup>2</sup>C Parameter Readback</u>	21
Fault Monitoring	21
<u>I<sup>2</sup>C Volatile Addresses for Parameter Programming</u>	21
MRGN: Margin Control	22
Package Drawings	23
Receiving PCB Pattern Design Recommendations	24
Revision History	25
Product Warranty	26

## **Order Information**

Part Number	Description	Package	Transport Media	MFG
PI3749-00-LGIZ	16V <sub>IN</sub> to 34V <sub>IN</sub> SiP	10mm x 14mm 108-pin LGA	TRAY	Vicor
PI3749-20-LGIZ	16V <sub>IN</sub> to 34V <sub>IN</sub> SiP I <sup>2</sup> C™ compatible	10mm x 14mm 108-pin LGA	TRAY	Vicor

## **Absolute Maximum Ratings**

**Note:** Stresses beyond these limits may cause permanent damage to the device. Operation at these conditions or conditions beyond those listed in the Electrical Specifications table is not guaranteed. All voltage nodes are referenced to PGND unless otherwise noted.

Location	Name	V <sub>MAX</sub>	V <sub>MIN</sub>	I <sub>SOURCE</sub>	I <sub>SINK</sub>
1-2,G-K	VIN	36V	-0.3V	40A <sup>[1]</sup>	40A <sup>[1]</sup>
4-5,G-K	VS1	36V	-0.7V <sub>DC</sub>	40A <sup>[1]</sup>	18A <sup>[1]</sup>
10-11,G-K	VS2	36V	-0.7V <sub>DC</sub>	40A <sup>[1]</sup>	18A <sup>[1]</sup>
13-14,G-K	VOUT	36V	-0.7V <sub>DC</sub>	40A <sup>[1]</sup>	40A <sup>[1]</sup>
1E	VDR	5.5V	-0.3V	30mA	200mA
1D	PGD	5.5V	-0.3V	20mA	20mA
1C	SYNCO	5.5V	-0.3V	5mA	5mA
1B	SYNCI	5.5V	-0.3V	5mA	5mA
1A	ADR1	5.5V	-0.3V	5mA	5mA
2A	ADR0	5.5V	-0.3V	5mA	5mA
3A	SCL	5.5V	-0.3V	5mA	5mA
4A	SDA	5.5V	-0.3V	10mA	10mA
5A	EN	5.5V	-0.3V	5mA	5mA
6A	TRK	5.5V	-0.3V	50mA	50mA
7A	LGH	5.5V	-0.3V	5mA	5mA
8A	COMP	5.5V	-0.3V	5mA	5mA
9A	VSN	5.5V	-1.5V	5mA	5mA
10A	VSP	5.5V	-1.5V	5mA	5mA
11A	VDIFF	5.5V	-0.5V	5mA	5mA
12A	EAIN	5.5V	-0.3V	5mA	5mA
13A	EAO	5.5V	-0.3V	5mA	5mA
14A	IMON	5.5V	-0.3V	5mA	5mA
14D	ISN <sup>[2]</sup>	40V	-2V <sub>DC</sub>	5mA	5mA
14E	ISP <sup>[2]</sup>	40V	-2V <sub>DC</sub>	5mA	5mA
10-14,B + 10-12,C-E	SGND	0.3V	-0.3V	200mA	200mA
2-9,B-E + 7-8,F-K	PGND	N/A	N/A	18A <sup>[1]</sup>	18A <sup>[1]</sup>

<sup>[1]</sup> Non-Operating Test Mode Limits.




<sup>&</sup>lt;sup>[2]</sup> The ISP pin to ISN pin has a maximum differential limit of  $+5.5V_{DC}$  and  $-0.5V_{DC}$ .

# **Pin Description**

Pin Number	Pin Name	Description	
1-2,G-K	VIN	Input voltage and sense node for UVLO, OVLO and feed forward compensation.	
4-5,G-K	VS1	Input side switching node and ZVS sense node for power switches.	
10-11,G-K	VS2	Output side switching node and ZVS sense node for power switches.	
13-14,G-K	VOUT	Output voltage and sense node for power switches, $V_{\text{OUT}}$ feed forward compensation, $V_{\text{OUT\_OV}}$ and internal signals.	
1E	VDR	Internal 5.1V supply for gate drivers and internal logic; not for external use.	
1D	PGD	Fault & Power Good indicator. PGD pulls low when the regulator is not operating or if EAIN is less than 1.4V.	
1C	SYNCO	Synchronization output. Outputs a high signal for ½ of the programmed switching period at the beginning of each switching cycle, for synchronization of other regulators.	
1B	SYNCI	Synchronization input. When a falling edge synchronization pulse is detected, the Pl3749-x0 will delay the start of the next switching cycle until the next falling edge sync pulse arrives, up to a maximum delay of two times the programmed switching period. If the next pulse does not arrive within two times the programmed switching period, the controller will leave sync mode and start a switching cycle automatically Connect to SGND when not in use.	
1A	ADR1	I <sup>2</sup> C™ Addressing Pin, for use with Pl3749-20 only. No connect for the Pl3749-00.	
2A	ADR0	I <sup>2</sup> C Addressing Pin, for use with PI3749-20 only. No connect for the PI3749-00.	
3A	SCL	I <sup>2</sup> C Clock, for use with the PI3749-20 only. Connect to SGND for PI3749-00.	
4A	SDA	I <sup>2</sup> C Clock, for use with the PI3749-20 only. Connect to SGND for PI3749-00.	
5A	EN	Regulator Enable control. Asserted high or left floating = regulator enabled; asserted low, regulator output disabled.	
6A	TRK	Soft-start and track input. An external capacitor may be connected between TRK pin and SGND to d the rate of output rise during soft-start.	
7A	LGH	For factory use only. Connect to SGND in application.	
8A	COMP	Error amp compensation dominant pole. Connect a capacitor between COMP and SGND to set the control loop dominant pole.	
9A	VSN	General purpose amplifier inverting input	
10A	VSP	General purpose amplifier non-inverting input	
11A	VDIFF	General Purpose amplifier output. When unused connect VDIFF to VSN and VSP to SGND.	
12A	EAIN	Error amplifier inverting input and sense for PGD. Connect by resistive divider to the output.	
13A	EAO	Transconductance error amplifier output, PWM input and external connection for load sharing. Connect a capacitor between EAO and SGND to set the control loop high frequency pole.	
14A	IMON	High side current sense amplifier output	
14D	ISN	High side current sense amplifier negative input	
14E	ISP	High side current sense amplifier positive input	
10-14,B + 10-12,C-E	SGND	Signal ground. Internal logic and analog ground for the regulator. SGND and PGND are star connected within the regulator package.	
2-9,B-E + 7-8,F-K	PGND	Power ground. $V_{IN}$ , $V_{OUT}$ , VS1 and VS2 power returns. SGND and PGND are star connected within the regulator package.	



## **Package Pin-Out**



## **Large Pin Blocks**

Pin Block Name	Group of pins
VIN	K1-2, J1-2, H1-2, G1-2
VS1	K4-5, J4-5, H4-5, G4-5
PGND	K7-8, J7-8, H7-8, G7-8, F7-8, E2-9, D2-9, C2-9, B2-9
VS2	K10-11, J10-11, H10-11, G10-11
VOUT	K13-14, J13-14, H13-14, G13-14
SGND	E10-12, D10-12, C10-12, B10-14




## **Storage and Handling Information**

Maximum Storage Temperature Range	-65°C to 150°C
Maximum Operating Junction Temperature Range	-40°C to 115°C
Soldering Temperature for 20 seconds	245°C
MSL Rating	3
ESD Rating [3]	500V HBM; 1.0kV CDM

<sup>[3]</sup> JESD22-C101F, JESD22-A114F.

## **Block Diagram**



<sup>\*</sup>Simplified Block Diagram (I<sup>2</sup>C pins SCL, SDA, ADRO, ADR1, only active for PI3749-20 device version)



#### **Electrical Characteristics**

Specifications apply for the conditions -40°C <  $T_J$  < 115°C,  $V_{IN}$  = 16V – 34V,  $V_{OUT}$  = 24V,  $L_{EXT}$  = 480nH  $^{[4]}$ , external  $C_{IN}$  =  $C_{OUT}$  = 20 $\mu$ F, unless otherwise noted.

V <sub>IN</sub> UVLO Hysteresis V <sub>IN</sub> OVLO Threshold Rising	VIN_DC  IIN_DC  IIN_DC  IN_SHORT  IQ_VIN  VIN_SR  C_IN  VIN_UVLO_START  VIN_UVLO_HYS	Input Specifications  I <sub>OUT</sub> = 4A, V <sub>IN</sub> = 24V, V <sub>OUT</sub> = 24V, T <sub>CASE</sub> = 25°C  I <sub>OUT</sub> = 7.0A, V <sub>IN</sub> = 16V, V <sub>OUT</sub> = 24V, T <sub>CASE</sub> = 25°C  [5]  Enabled (no load)  [5]  50V, X7R type 25°C, V <sub>OUT</sub> = 0V	16	24 4.06 10.8 2.5 6.6	34	V A A mA	
Input Current Input Current Input Current Input Current During Output Short (Fault Condition Duty Cycle) Input Quiescent Current Input Voltage Slew Rate Internal Input Capacitance V <sub>IN</sub> UVLO Threshold Rising V <sub>IN</sub> UVLO Hysteresis V <sub>IN</sub> OVLO Threshold Rising	I <sub>IN_DC</sub> I <sub>IN_DC</sub> I <sub>IN_SHORT</sub> I <sub>Q_VIN</sub> V <sub>IN_SR</sub> C <sub>IN</sub> V <sub>IN_UVLO_START</sub>	$I_{OUT} = 4A$ , $V_{IN} = 24V$ , $V_{OUT} = 24V$ , $T_{CASE} = 25^{\circ}C$ $I_{OUT} = 7.0A$ , $V_{IN} = 16V$ , $V_{OUT} = 24V$ , $T_{CASE} = 25^{\circ}C$ [5] Enabled (no load)	16	4.06 10.8 2.5	34	A	
Input Current Input Current Input Current Input Current During Output Short (Fault Condition Duty Cycle) Input Quiescent Current Input Voltage Slew Rate Internal Input Capacitance V <sub>IN</sub> UVLO Threshold Rising V <sub>IN</sub> UVLO Hysteresis V <sub>IN</sub> OVLO Threshold Rising	I <sub>IN_DC</sub> I <sub>IN_DC</sub> I <sub>IN_SHORT</sub> I <sub>Q_VIN</sub> V <sub>IN_SR</sub> C <sub>IN</sub> V <sub>IN_UVLO_START</sub>	$I_{OUT} = 7.0A$ , $V_{IN} = 16V$ , $V_{OUT} = 24V$ , $T_{CASE} = 25^{\circ}C$ [5]  Enabled (no load)		4.06 10.8 2.5	34	A	
Input Current Input Current During Output Short (Fault Condition Duty Cycle) Input Quiescent Current Input Voltage Slew Rate Internal Input Capacitance V <sub>IN</sub> UVLO Threshold Rising V <sub>IN</sub> UVLO Hysteresis V <sub>IN</sub> OVLO Threshold Rising	I <sub>IN_DC</sub> I <sub>IN_SHORT</sub> I <sub>Q_VIN</sub> V <sub>IN_SR</sub> C <sub>IN</sub> V <sub>IN_UVLO_START</sub>	$I_{OUT} = 7.0A$ , $V_{IN} = 16V$ , $V_{OUT} = 24V$ , $T_{CASE} = 25^{\circ}C$ [5]  Enabled (no load)		10.8		А	
Input Current During Output Short (Fault Condition Duty Cycle) Input Quiescent Current Input Voltage Slew Rate Internal Input Capacitance V <sub>IN</sub> UVLO Threshold Rising V <sub>IN</sub> UVLO Hysteresis V <sub>IN</sub> OVLO Threshold Rising	I <sub>IN_SHORT</sub> I <sub>Q_VIN</sub> V <sub>IN_SR</sub> C <sub>IN</sub> V <sub>IN_UVLO_START</sub>	[5] Enabled (no load) [5]		2.5			
(Fault Condition Duty Cycle)  Input Quiescent Current  Input Voltage Slew Rate  Internal Input Capacitance  V <sub>IN</sub> UVLO Threshold Rising  V <sub>IN</sub> UVLO Hysteresis  V <sub>IN</sub> OVLO Threshold Rising	I <sub>Q_VIN</sub> V <sub>IN_SR</sub> C <sub>IN</sub> V <sub>IN_UVLO_START</sub>	Enabled (no load)				mA	
Input Voltage Slew Rate Internal Input Capacitance V <sub>IN</sub> UVLO Threshold Rising V <sub>IN</sub> UVLO Hysteresis V <sub>IN</sub> OVLO Threshold Rising	V <sub>IN_SR</sub> C <sub>IN</sub> V <sub>IN_UVLO_START</sub>	[5]		6.6			
Internal Input Capacitance  V <sub>IN</sub> UVLO Threshold Rising  V <sub>IN</sub> UVLO Hysteresis  V <sub>IN</sub> OVLO Threshold Rising	C <sub>IN</sub>					mA	
V <sub>IN</sub> UVLO Threshold Rising V <sub>IN</sub> UVLO Hysteresis V <sub>IN</sub> OVLO Threshold Rising	V <sub>IN_UVLO_START</sub>	50V, X7R type 25°C, V <sub>OUT</sub> = 0V			1	V/µs	
V <sub>IN</sub> UVLO Hysteresis V <sub>IN</sub> OVLO Threshold Rising				2		μF	
V <sub>IN</sub> OVLO Threshold Rising	V <sub>IN_UVLO_HYS</sub>		13.0	14.1	15.0	V	
				0.7		V	
V OVI O Hystorosis	V <sub>IN_OVLO_START</sub>		35.2	37.4	39.5	V	
VIN OVLO Hysteresis	V <sub>IN_OVLO_HYS</sub>			0.75		V	
		Output Specifications					
		V <sub>IN</sub> = 16V to 34V	12		29		
Output Voltage Range	$V_{OUT\_DC}$	V <sub>IN</sub> = 24V to 34V	12		34	V	
		V <sub>IN</sub> =24V, V <sub>OUT</sub> = 24V, T <sub>CASE</sub> = 25°C <sup>[6]</sup>	6.8				
Output Current Steady State	l <sub>out_dc</sub>	$V_{IN} = 16V$ , $V_{OUT} = 24V$ , $T_{CASF} = 25^{\circ}C^{[6]}$	7.2			А	
		V <sub>IN</sub> = 24V, V <sub>OUT</sub> = 12V, T <sub>CASE</sub> = 25°C <sup>[6]</sup>	10				
		V <sub>IN</sub> = 24V, V <sub>OUT</sub> = 24V, T <sub>CASE</sub> = 25°C <sup>[6]</sup>	163.2				
Output Power Steady State	P <sub>OUT_DC</sub>	V <sub>IN</sub> = 16V, V <sub>OUT</sub> = 24V, T <sub>CASE</sub> = 25°C <sup>[6]</sup>	172.8			W	
	_	V <sub>IN</sub> = 24V, V <sub>OUT</sub> = 12V, T <sub>CASE</sub> = 25°C <sup>[6]</sup>	120			1	
Output Ripple	V <sub>OUT_AC</sub>	I <sub>OUT</sub> = 4A, V <sub>IN</sub> = 24V, V <sub>OUT</sub> = 16V, Tcase = 25°C C <sub>OUT EX</sub> = 8 x 10μF, 50V, X7S, 20MHz BW		137		mVp-p	
Internal Output Capacitance	C <sub>OUT</sub>	50V, X7R type 25°C, V <sub>OUT</sub> = 0V		1		μF	
V <sub>OUT</sub> Over Voltage Threshold	V <sub>OUT_OVT</sub>	Rising V <sub>OUT</sub> threshold to detect open loop	35.2	37.4	39.5	V	
V Drive	$V_{DR}$	Internal drive supply, internal use only	4.84	5.10	5.36	V	
	Current Sens	se Amplifier (Dedicated to Monitor Input or Outpu	t Current)		l.		
ISP Pin Bias Current (Sink)		V <sub>OUT</sub> = 10V, Flows to SGND	90	150	260	μA	
ISN Pin Bias Current		V <sub>OUT</sub> = 10V		0		μA	
Common Mode Input Range			8		36	V	
IMON Source Current			1	1.8	3	mA	
IMON Sink Current			1	1.6	2.6	mA	
IMON Output At No Load			0		10	mV	
Full Scale Error		40mV input	-4		4	%	
Bandwidth		[5]		40		kHz	
Settling Time for Full Scale Step		1%		20		μs	
Gain	$A_{V\_CS}$			20		V/V	



<sup>[4]</sup> See Inductor Pairing section.
[5] Assured to meet performance specification by design, test correlation, characterization, and/or statistical process control.
[6] Output current capability varies with input & output voltage. See performance curves in Figures 15 – 17.

## **Electrical Characteristics (Cont.)**

Specifications apply for the conditions -40°C < T $_J$  < 115°C, V $_{IN}$  = 16V - 34V, V $_{OUT}$  = 24V, L $_{EXT}$  = 480nH $^{[4]}$ , external C $_{IN}$  = C $_{OUT}$  = 20 $\mu$ F, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
		General Purpose Amplifier				
Open Loop Gain		[5]	96	120	140	dB
Small Signal Gain-Bandwidth		[5]	5	7	12	MHz
Offset			-1	0.2	1	mV
Common Mode Input Range			-0.1		2.5	V
Differential Mode Input Range					2	V
Maximum Output Voltage		IDIFF = -1mA			V <sub>DR</sub> - 0.2V	V
Minimum Output Voltage		No Load			20	mV
Capacitive Load for Stable Operation		[5]	0		100	pF
Slew Rate				10		V/µs
Output Current			-1		1	mA
		Transconductance Error Amplifier				
Reference	$V_{REF}$	EAIN = EAO	1.667	1.7	1.734	V
Input Range	V <sub>EAIN</sub>	Note V <sub>EAIN_OV</sub> below	0		$V_{DR}$	V
Maximum Output Voltage			3.45		4.0	V
Minimum Output Voltage				0	0.1	V
Transconductance		Factory Set		7.6		mS
Zero Resistor		Factory Set		7.0		kΩ
EAO Output Current Sourcing		V <sub>EAO</sub> = 50mV, V <sub>EAIN</sub> = 0V		400		μΑ
EAO Output Current Sinking		$V_{EAO} = 2V$ , $V_{EAIN} = 5V$		400		μΑ
Open Loop Gain		$R_{OUT} > 1M\Omega^{[5]}$	70	80		dB
		Control and Protection				
Switching Frequency	F <sub>SW</sub>	$V_{IN} = V_{OUT} = 24V$ , $I_{OUT} = 2A$		800		kHz
Switching Frequency	F <sub>SW</sub>	V <sub>IN</sub> = 16V, V <sub>OUT</sub> = 12V, I <sub>OUT</sub> = 7A		480		kHz
V <sub>EAO</sub> Pulse Skip Threshold	V <sub>EAO_PST</sub>	V <sub>EAO</sub> to SGND		0.6		V
Control Node Range	$V_{RAMP}$		0		3.3	V
V <sub>EAO</sub> Overload Threshold	$V_{EAO\_OL}$	V <sub>EAO</sub> to SGND	3.2		3.4	V
Overload Timeout	T <sub>OL</sub>	$V_{EAO} > V_{EAO\_OL}$		1		ms
V <sub>OUT</sub> Slow Current Limit	V <sub>OUT_SCL</sub>	10µs time constant		18		А
V <sub>EAIN</sub> Output Overvoltage Threshold	V <sub>EAIN_OV</sub>	$V_{EAIN} > V_{EAIN\_OV}$		2.04		V
Overtemperature Fault Threshold	T <sub>OTP</sub>	[5]	125	129		°C
Overtemperature Restart Hysteresis	T <sub>OPT_HYS</sub>	[5]		30		°C
V <sub>OUT</sub> Negative Fault Threshold			-0.35	-0.25	-0.15	V

<sup>[4]</sup> See Inductor Pairing section.



<sup>[5]</sup> Assured to meet performance specification by design, test correlation, characterization, and/or statistical process control. [6] Output current capability varies with input & output voltage. See performance curves in Figures 15 – 17.

## **Electrical Characteristics (Cont.)**

Specifications apply for the conditions -40°C < T $_J$  < 115°C, V $_{IN}$  = 16V - 34V, V $_{OUT}$  = 24V, L $_{EXT}$  = 480nH $^{[4]}$ , external C $_{IN}$  = C $_{OUT}$  = 20 $\mu$ F, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
	1	Soft Start and Tracking Function				
TRK Active Range		Nominal	0		1.7	V
TRK Disable Threshold			20	40	70	mV
TRK Internal Capacitance				0.047		μF
Soft Start Charge Current			30	50	70	μΑ
Soft Start Discharge Current		$V_{TRK} = 0.5V$		8.5		mA
Soft Start Time	t <sub>SS</sub>	Ext $C_{SS} = 0\mu F$		1.6		ms
		Enable				
Enable High Threshold	EN <sub>IH</sub>		0.9	1	1.1	V
Enable Low Threshold	EN <sub>IL</sub>		0.7	0.8	0.9	V
Enable Threshold Hysteresis	EN <sub>HYS</sub>		100	200	300	mV
Enable Pin Bias Current		$V_{EN} = 0V$ or $V_{EN} = 2V$		-50		μA
Enable Pull-Up Voltage		Floating		2.0		V
Fault Restart Delay Time	t <sub>FR_DLY</sub>			30		ms
	'	Digital Signals				
SYNCI Threshold Rising		V <sub>DR</sub> = 5.1V		3.1		V
SYNCI Threshold Falling		V <sub>DR</sub> = 5.1V		2.2		V
SYNCO High	SYNCO <sub>OH</sub>		V <sub>DR</sub> - 0.5		$V_{DR}$	V
SYNCO Low	SYNCO <sub>OL</sub>	I <sub>SYNCOUT</sub> = 1mA			0.5	V
PGD High Leakage	PGD <sub>ILH</sub>	$V_{PGD} = V_{DR}$			10	μA
PGD Output Low	PGD <sub>OL</sub>	$I_{PGD} = 4mA$			0.4	V
PGD EAIN Low Rise			1.41	1.45	1.48	V
PGD EAIN Low Fall			1.36	1.41	1.46	V
PGD EAIN Threshold Hysteresis				35		mV
PGD EAIN High			1.94	2.04	2.14	V
		I <sup>2</sup> C Digital Signals (PI3749-20 only)				
I <sup>2</sup> C™ Address High Threshold	V <sub>ADRx-HI</sub>		3.872	4.59		V
I <sup>2</sup> C Address Mid Threshold	V <sub>ADRx-MID</sub>		1.452		3.752	V
I <sup>2</sup> C Address Low Threshold	V <sub>ADRx-LOW</sub>			0.51	1.072	V
I <sup>2</sup> C Address Resistance, Within Mid Thresholds	R <sub>ADRx-MID</sub>	Resistance to 2.5V, when ADRx pin voltage within V <sub>ADRx_MID</sub>		10		V
I <sup>2</sup> C Address Resistance, Outside Mid Thresholds	R <sub>ADRx-MID</sub>	Resistance to 2.5V, when ADRx pin voltage outside range of V <sub>ADRx_MID</sub>		200		V
SCL, SDA In High	V <sub>SER_IH</sub>		2.1			V
SCL, SDA In Low	V <sub>SER_IL</sub>				1.5	V
SDA Out Low	V <sub>SER_OL</sub>	Sinking up to 3mA			0.4	V
SCL, SDA Pull-Down Current	I <sub>SER_I</sub>	Weak pull-down current to SGND			10	V



<sup>[4]</sup> See Inductor Pairing section.
[5] Assured to meet performance specification by design, test correlation, characterization, and/or statistical process control.

 $<sup>^{[6]}</sup>$  Output current capability varies with input & output voltage. See performance curves in Figures 15 – 17.

## **Performance Characteristics T<sub>A</sub> = 25°C**




Figure 1 — 24V<sub>OUT</sub> Efficiency




Figure 2 — 12V<sub>OUT</sub> Efficiency







Figure 3 — 28V<sub>OUT</sub> Efficiency



**Figure 4** —  $34V_{IN}$  to  $12V_{OUT}$ ,  $C_{OUT} = 8 \times 10 \mu F$  Ceramic 5.0A Load Step at  $5A/\mu s$ 



**Figure 5** —  $24V_{IN}$  to  $24V_{OUT}$ ,  $C_{OUT} = 8 \times 10 \mu F$  Ceramic 3.0A Load Step at  $5A/\mu s$ 



**Figure 6** —  $16V_{IN}$  to  $28V_{OUT}$ ,  $C_{OUT} = 8 \times 10 \mu F$  Ceramic 3.0A Load Step at  $5A/\mu s$ 



## **Performance Characteristics T<sub>A</sub> = 25°C (Cont.)**




Figure 7 — Switching Frequency vs. Output Current @ 12V<sub>OUT</sub>




Figure 8 — Switching Frequency vs. Output Current @ 24V<sub>OUT</sub>




Figure 9 — Switching Frequency vs. Output Current @ 28V<sub>OUT</sub>




Figure 10 — Start-up with 24V<sub>IN</sub> to 24V<sub>OUT</sub> at 5A





Figure 11 — Short Circuit with 24V<sub>IN</sub> to 24V<sub>OUT</sub> at 5A




## Efficiency & Power Loss $T_A = 25^{\circ}C^{[7]}$

#### 98 4.5 97.5 Power Dissipation (W) Efficiency (%) 97 3.5 96.5 3 2.5 96 95.5 2 20 25 30 35 15 V<sub>IN</sub> (V) - Efficiency — Power Dissipation

**Figure 12** — 12V<sub>OUT</sub> Efficiency and Power Dissipation at 7A over Input Voltage Range




**Figure 13** — 24V<sub>OUT</sub> Efficiency and Power Dissipation at 7A over Input Voltage Range



**Figure 14** — 28V<sub>OUT</sub> Efficiency and Power Dissipation at 6A over Input Voltage Range

## Safe Operating Area $T_A = 25^{\circ}C^{[7]}$



**Figure 15** — Power and current output at  $34V_{IN}$ 





Figure 16 — Power and current output at 24V<sub>IN</sub>




**Figure 17** — Power and current output at  $V_{IN}$  less than 24V


<sup>[7]</sup> Note: Testing was performed using a 3 in. x 3 in., four 2 oz. copper layers, FR4 evaluation board platform.




## Thermal De-Rating [7]




**Figure 18** — Thermal de-rating @  $V_{OUT} = 12V$ 




**Figure 19** — Thermal de-rating @  $V_{OUT} = 24V$ 



**Figure 20** — Thermal de-rating @  $V_{OUT} = 28V$ 



**Figure 21** — Thermal de-rating @  $V_{OUT}$  = 30V with Limited Input Range (24 $V_{IN}$ ) to 34 $V_{IN}$ )



**Figure 22** — Thermal de-rating @  $V_{OUT} = 34V$  with Limited Input Range (24 $V_{IN}$  to 34 $V_{IN}$ )

 $^{[7]}$  Note: Testing was performed using a 3 in. x 3 in., four 2 oz. copper layers, FR4 evaluation board platform.



#### **MTBF**




Figure 23 — Pl3749-x0 calculated MTBF Telcordia SR-332 GB

## **Functional Description**

The PI3749-x0 is part of a family of highly integrated ZVS Buck-Boost regulators. The PI3749-x0 has a variable output voltage that is set with a resistive divider. Performance and maximum output current are characterized with a specific external power inductor as defined in electrical specifications, with Inductor Pairing section.




Figure 24 — ZVS Buck-Boost with required components

For basic operation, Figure 24 shows the minimum connections and components required.

#### **Enable**

The EN pin of the regulator is referenced to SGND and permits the user to turn the regulator on or off. The EN polarity is a positive logic assertion. If the EN pin is left floating or asserted high, the regulator output is enabled. Pulling the EN pin below  $0.8V_{DC}$  with respect to SGND will discharge the SS/TRK pin until the output reaches zero or the EN pin is released.

#### **Switching Frequency Synchronization**

The SYNCI input allows the user to synchronize the controller switching frequency to the falling edge of an external clock referenced to SGND. The external clock can synchronize the unit between 50% and 110% of the preset switching frequency (F<sub>SW</sub>). The SYNCI pin should be connected to SGND when not in use, and should never be left floating.

#### **Soft-Start and Tracking**

The PI3749-x0 provides a soft start and tracking feature using the TRK pin. Programmable Soft Start requires an external capacitor from the TRK pin to SGND in addition to the internal 47nF soft-start capacitor to set the start-up ramp period greater then  $t_{SS}$ . The PI3749-x0 output will proportionately follow the TRK pin when it is below  $1.7V_{DC}$ . If the TRK pin is goes below the disable threshold, the regulator will finish the current switching cycle and then stop switching.

#### **Remote Sensing Differential Amplifier**

A general purpose operational amplifier is provided to assist with differential remote sensing and or level shifting of the output voltage. The VDIFF pin can be connected to the transconductance error amplifier input EAIN pin, or with proper configuration can also be connected to the EAO pin to drive the modulator directly.

#### **Power Good**

The PI3749-x0 PGD pin functions as a power good indicator and pulls low when the regulator is not operating or if EAIN is less than 1.4V.

#### **Output Current Limit Protection**

PI3749-x0 has three methods implemented to protect from output short circuit or over current condition.

Slow Current Limit protection: prevents the output load from sourcing current higher than the maximum rated regulator current. If the output current exceeds the V<sub>OUT</sub> Slow Current Limit (V<sub>OUT\_SCL</sub>) a slow current limit fault is initiated and the regulator is shutdown which eliminates output current flow. After Fault Restart Delay (t<sub>FR\_DLY</sub>), a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the excessive load is removed.

Fast Current Limit protection: monitors the regulator inductor current pulse-by-pulse to prevent the output from supplying very high current. If the regulator senses a high inductor current pulse, it will initiate a fault and stop switching. After Fault Restart Delay  $(t_{\text{FR\_DLY}})$ , a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the excessive load is removed.

Overload Timeout protection: If the regulator is providing maximum output power for longer than the Overload Timeout Delay ( $T_{OL}$ ), it will initiate a fault and stop switching. After Fault Restart Delay ( $t_{FR\_DLY}$ ), a soft-start cycle is initiated. This restart cycle will be repeated indefinitely until the overload load is removed.

#### Input Undervoltage Lockout

If  $V_{\rm IN}$  falls below the input Under Voltage Lockout (UVLO) threshold, the PI3749-x0 will complete the current cycle and stop switching. The system will restart once the input voltage is reestablished and after the Fault Restart Delay.

#### Input Overvoltage Lockout

If  $V_{\text{IN}}$  rises above the input Overvoltage Lockout (OVLO) threshold, the PI3749-x0 will complete the current cycle and stop switching. The system will restart once the input voltage is reestablished and after the Fault Restart Delay.

#### **Output Overvoltage Protection**

The PI3749-x0 family is equipped with two methods of detecting an output overvoltage condition. Output Overvoltage Protection (OVP) to prevent damage to input voltage sensitive devices. If the output voltage exceeds 20% of its set regulated value as measured by the EAIN pin ( $V_{\rm EAIN\_OV}$ ), the regulator will complete the current cycle, stop switching and issue an OVP fault. Also if the output voltage of the regulator exceeds the  $V_{\rm OUT}$  Overvoltage Threshold ( $V_{\rm OUT\_OVT}$ ) then the regulator will complete the current cycle, stop switching and issue an OVP fault. The system will resume operation once the output voltage falls below the OVP threshold and after Fault Restart Delay.



#### **Overtemperature Protection**

The internal package temperature is monitored to prevent internal components from reaching their thermal maximum. If the Overtemperature Protection Threshold is exceeded ( $T_{OTP}$ ), the regulator will complete the current switching cycle, enter a low power mode, set a fault flag, and will soft-start when the internal temperature decreases by more than the Overtemperature Restart Hysteresis ( $T_{OTP\_HYS}$ ).

#### Pulse Skip Mode (PSM)

PI3749-x0 features a hysteretic Pulse Skip Mode to achieve high efficiency at light loads. The regulator is setup to skip pulses if  $V_{\text{EAO}}$  falls below the Pulse Skip Threshold ( $V_{\text{EAO}-PST}$ ). Depending on conditions and component values, this may result in single pulses or several consecutive pulses followed by skipped pulses. Skipping cycles significantly reduces gate drive power and improves light load efficiency. The regulator will leave Pulse Skip Mode once the control node rises above the Pulse Skip Mode Threshold ( $V_{\text{EAO}-PST}$ ).

### **Variable Frequency Operation**

The PI3749-x0 is preprogrammed to a fixed, maximum, base operating frequency. The frequency is selected with respect to the required power stage inductor to operate at peak efficiency across line and load variations. The switching frequency period will stretch as needed during each cycle to accommodate low line and or high load conditions. By stretching the switching frequency period, thus decreasing the switching frequency, the ZVS operation is preserved throughout the input line voltage range maintaining optimum efficiency.

#### **IMON Amplifier**

The PI3749-x0 provides a differential amplifier with a level shifted, SGND referenced output, the IMON Pin, which is useful for sensing input or output current on high voltage rails. A fixed gain of 20:1 is provided over a large common mode range. When using the amplifier, the ISN pin must be referenced to the common mode voltage of the ISP pin for proper operation. See Absolute Maximum Ratings for more information. If not in use, the ISN and ISP pins should be connected to SGND and the IMON pin left floating.

#### I<sup>2</sup>C Interface Operation

PI3749-20 devices provide an  $I^2C$  digital interface that enables the user to:

#### **Device Configuration Options:**

- Dynamic V<sub>OUT</sub> margining
- Programmable Sync Phase Delay

#### Fault telemetry including:

- Input and Output Overvoltage
- Input and Output Undervoltage
- Internal Bias Supply Undervoltage
- Overtemperature Protection
- Multi Tiered Current Limit reporting



## **Applications Information**

#### **Input / Output Range Limitation**

The PI3749-x0 is capable of wide step-up and step-down conversions, but high boosting ratios place thermal stress on the external inductor that may not be fully protected by the controller overtemperature shut down. For this reason boosting above 29V out when the input voltage is less than 24V is not supported.

#### **Output Voltage Trim**

The output voltage can be adjusted by feeding back a portion of the desired output through a voltage divider to the error amplifier's input (see Figure 24). Equation 1 can be used to determine resistor values needed for the voltage divider.

$$RI = R2 \bullet \left(\frac{V_{OUT}}{1.7} - 1\right) \tag{1}$$

The R2 value is selected by the user; a  $1.07k\Omega$  resistor value is recommended.

If, for example, a 24V output is needed, the user can select a 1.07k $\Omega$  (1%) resistor for R2 and use equation (1) to calculate R1. Once R1 value is calculated, the user should select the nearest resistor value available. In this example, R1 is 14.03k $\Omega$  so a 14.0k $\Omega$  should be selected.

#### **Soft-Start Adjustment and Tracking**

The TRK pin offers a means to increase the regulator's soft-start time or to track with additional regulators. The soft-start slope is controlled by an internal 47nF and a fixed charge current to provide a minimum startup time of 1.6ms (typical). By adding an external capacitor to the TRK pin, the soft-start time can be increased further. The following equation can be used to calculate the proper capacitor for a desired soft-start times:

Where,  $t_{TRK}$  is the desired soft-start time and  $I_{SS}$  is the  $T_{RK}$  pin source current (see Electrical Characteristics for limits).

$$C_{TRK} = \frac{(t_{TRK} \cdot I_{SS})}{1.7} - 47 \cdot 10^{-9}$$
 (2)

The PI3749-x0 allows the tracking of multiple like regulators. Two methods of tracking can be chosen: proportional or direct tracking. Proportional tracking will force all connected regulators




Figure 25 — PI3749-x0 tracking methods

to startup and reach regulation at the same time (see Figure 25 (a)). To implement proportional tracking, simply connect all devices TRK pins together.

For Direct Tracking, choose the regulator with the highest output voltage as the master and connect the master to the TRK pin of the other regulators through a divider (Figure 26) with the same ratio as the slave's feedback divider (see Output Voltage Trim).




Figure 26 — Voltage divider connections for direct tracking

All connected regulators' soft-start slopes will track with this method. Direct tracking timing is demonstrated in Figure 25 (b). All tracking regulators should have their Enable (EN) pins connected together for proper operation.

#### **Inductor Pairing**

Operations and characterization of the PI3749-x0 was performed using a 480nH inductor, Part # HCV1206-R48-R, manufactured by Eaton. This Inductor has a form factor of 12.5mm x 10mm x 5mm. No other inductor is recommended for use with the PI3749-x0. For additional inductor information and sourcing, please contact Eaton directly.

## **Thermal De-rating**

Thermal de-rating curves are provided (page 13) that are based on component temperature changes versus load current, input voltage and no air flow. It is recommended to use these curves as a guideline for proper thermal de-rating. These curves represent the entire system and are inclusive to both the SiP and the external inductor. Maximum thermal operation is limited by either the MOSFETs or inductor depending upon line and load conditions.

All thermal testing was performed using a 3in. x 3in., four 2oz. copper layers, FR4 evaluation board platform. Thermal measurements were made on the five main power devices; the four internal MOSFETS and the external inductor.

#### **Filter Considerations**

The PI3749-x0 requires low impedance ceramic input capacitors (X7R/X5R or equivalent) to ensure proper start up and high frequency decoupling for the power stage. The PI3749-x0 will draw nearly all of the high frequency current from the low impedance ceramic capacitors when the main high side MOSFET(s) are conducting. During the time the MOSFET(s) are off, the input capacitors are replenished from the source. Table 1 shows the recommended input and output capacitors to be used for the PI3749-x0 as well as total RMS current, and input and output ripple voltages. Divide the total RMS current by the



number of ceramic capacitors used to calculate the individual capacitor's RMS current. Table 2 includes the recommended input and output ceramic capacitor. It is very important to verify that the voltage supply source as well as the interconnecting line are stable and do not oscillate.

Input Filter Case 1; Inductive source and local, external, input decoupling capacitance with negligible ESR (i.e.: ceramic type)

The voltage source impedance can be modeled as a series Rline  $L_{\rm line}$  circuit. The high performance ceramic decoupling capacitors will not significantly damp the network because of their low ESR; therefore in order to guarantee stability the following conditions must be verified:

$$R_{line} > \frac{L_{line}}{\left(C_{IN\_INT} + C_{IN\_EXT}\right) \cdot \left|r_{EQ\_IN}\right|} \tag{3}$$

$$R_{line} << |r_{EO\ IN}| \tag{4}$$

Where,  $r_{EQ\_IN}$  can be calculated by dividing the lowest line voltage by the full load input current. It is critical that the line source impedance be at least an octave lower than the converter's dynamic input resistance, Equation (4). However,  $R_{line}$  cannot be made arbitrarily low otherwise Equation (3) is violated and the system will show instability, due to under-damped RLC input network.

Input Filter Case 2; Inductive source and local, external input decoupling capacitance with significant  $R_{C_{|N\_EXT}}$  ESR (i.e.: electrolytic type)

In order to simplify the analysis in this case, the voltage source impedance can be modeled as a simple inductor  $L_{\rm line}.$  Notice that, the high performance ceramic capacitors  $C_{\rm IN\_INT}$  within the PI3749-x0 should be included in the external electrolytic capacitance value for this purpose. The stability criteria will be:

$$\left| r_{EQ\_IN} \right| > R_{C_{IN\_EXT}} \tag{5}$$

$$\frac{L_{line}}{C_{lN\_INT} \cdot R_{C_{IN\_EXT}}} < |r_{EQ\_IN}| \tag{6}$$

Equation (6) shows that if the aggregate ESR is too small – for example by using very high quality input capacitors ( $C_{\text{IN\_EXT}}$ ) – the system will be under-damped and may even become destabilized. Again, an octave of design margin in satisfying Equation (5) should be considered the minimum.

Note: When applying an electrolytic capacitor for input filter damping the ESR value must be chosen to avoid loss of converter efficiency and excessive power dissipation in the electrolytic capacitor.

#### **Parallel Operation**

PI3749-x0 can be connected in parallel up to two phases, with interleaving. Parallel interleaved modules can be used to increase the output current capability of a single power rail and reduce output voltage ripple. Figure 27 shows the proper connection of two regulators in parallel interleaved operation. Connecting a higher number of modules (up to three maximum) is possible without interleaving or synchronization. Connecting groups of interleaved modules would be the best configuration for applications requiring higher current than two modules can produce. The user must consider a worst case sharing error of ±10% when considering a two unit parallel system to avoid overloading one module or tripping current limit during load transients.




Figure 27 — PI3749-x0 parallel operation

By connecting the EAO pins and SGND pins of each module together, the regulators will share the output current equally, provided each power inductor is the same value and the output ripple is not excessive. Connecting all TRK pins will force all units to track each other during soft-start. Additionally, all units EN pins must be released to allow the units to start (See Figure 27).

To provide synchronization between regulators over the entire operational frequency range, the Power Good (PGD) pin must be connected to the lead regulator's (#1) SYNCI pin and a  $2.5 k\Omega$  Resistor, R1, must be placed between SYNCO (#2) return and the lead regulator's SYNCI (#1) pin, as shown in Figure 27. In this configuration, at system soft-start, the PGD pin pulls SYNCI low forcing the lead regulator to initialize the open-loop startup synchronization. Once the regulators reach regulation, SYNCI is released and the system is now synchronized in a closed-loop configuration which allows the system to maintain correct synchronization when any of the individual regulators begin to enter variable frequency mode.

Any fault event flagged by one regulator will disable the other regulators. The regulators will not be synchronized during a fault or during startup (resulting in higher output ripple for that period of time) until the PGD pin is released.



V <sub>OUT</sub> (V)	V <sub>IN</sub> (V)	I <sub>LOAD</sub> (A)	C <sub>INPUT</sub> (see table 2)	C <sub>OUTPUT</sub> (see table 2)	C <sub>INPUT</sub> Ripple Current (I <sub>RMS</sub> )	C <sub>OUTPUT</sub> Ripple Current (I <sub>RMs</sub> )	Output Ripple (mVpp)	Input Ripple (mVpp)
12	1.6	5	6 V 10 F	0.7/10.5	3.55	3.65	37.1	67.5
12	16	7	6 X 10μF	8 X 10μF	4.59	4.89	60.6	113
4.0		6	5.7.40 5	27.42	4.45	4.43	44	84.3
12	20	9	6 X 10μF	8 X 10μF	6.08	6.32	80.5	162
4.0		6	5.4.40.5	27.42	4.68	4.36	40.2	81
12	24	10	6 X 10μF	8 X 10μF	6.93	6.84	88	184
		6	5.4.40.5	27.42	5.06	4.34	43.4	90.1
12	28	11	6 X 10μF	8 X 10μF	7.66	7.21	95	217
		7			5.78	4.64	50	125
12	34	11	6 X 10μF	8 X 10μF	7.8	6.76	87	240
		5			5.13	4.49	75.4	63.5
24	16	7	6 X 10μF	8 X 10μF	7.08	6.07	138	114
		5			4.28	3.91	61.6	56
24	20	7	6 X 10μF	8 X 10μF	5.3	4.6	85	75
	24	5	6 X 10µF		4.24	4.13	64	82
24		7		8 X 10μF	4.7	4.5	68	88
		5	6 Χ 10μF		4.55	4.4	68	105
24	28	7		8 X 10μF	5.1	5.1	74	121
		5	C V 40 5		5.1	4.66	72.5	142
24	34	7	6 X 10μF	8 X 10μF	5.93	5.67	83	176
		6			7.18	6.5	143.5	108
28	16	9	6 X 10μF	8 X 10μF	10.62	9.37	301	223
		5			5.09	4.65	84	70
28	20	7	6 X 10μF	8 X 10μF	6.49	5.51	122	95
		5			4.68	4.46	82	83
28	24	6	6 X 10μF	8 X 10μF	5.06	4.68	87	83.5
		5			4.66	4.54	83	107.5
28	28	7	6 X 10μF	8 X 10μF	5.31	5.16	93	119
		4			4.5	4.18	77.4	130.6
28	34	6	6 X 10μF	8 X 10μF	5.49	5.26	95	168
		5			5.6	5.39	124	95
34	24	7	6 X 10μF	8 X 10μF	6.66	5.76	148	100
		4			4.5	4.5	107	107
34	29	6	6 X 10μF	8 X 10μF	5.6	5.33	133	122
		3			3.87	3.7	90.4	118
34	34	5	6 X 10μF	8 X 10μF	5.12	4.95	124	160

**Table 1** — Recommended input and output capacitance

Part Number	Description	MFG Description
C3225X7S1H106M250AB	10μF Capacitor, X7S 20% 50V, 1210	TDK

**Table 2** — Capacitor manufacturer part numbers



## I<sup>2</sup>C Addressing

The PI3749-20 is hardware compatible with the NXP I $^2$ CTM Bus Specification Version 2.1, January 2000, in Standard Mode (100kHz) for all bus timing and voltage levels up to 5.5V. It operates as a slave on the I $^2$ C bus.

The PI3749-20 I $^2$ C interface responds to the address programmed by the two I $^2$ C Address pins, ADR1 and ADR0. The address pins are three level inputs, providing nine possible combination pairs, although only eight of these combinations are unique, as shown in table 3. Considering only the 7 bit address sub-field, the high-order address bits <6> through <4> are hardcoded to 4'b1001, while the lower order address bits <3> through <0> are modified by the ADRx pins.

ADDRx state		Resultant I <sup>2</sup> C address sub-field Sub-field bit positions <7.1>			Fully formed address write word (including lsb of the transfer set for a write)
ADR1	DR1 ADR0 Hexadecimal Decimal Binary		Binary	Binary	
L	L	7'h48	72	7'b100_1000	8'b1001_0001
L	M	7'h49	73	7'b100_1001	8'b1001_0011
L	Н	7'h4A	74	7'b100_1010	8'b1001_0101
М	L	7'h4B	75	7'b100_1011	8'b1001_0111
М	M	7'h4C	76	7'b100_1100	8'b1001_1001
М	Н	7'h4D	77	7'b100_1101	8'b1001_1011
Н	L	7'h4E	78	7'b100_1110	8'b1001_1101
Н	М	7′h4F	79	7'b100_1111	8'b1001_1111
Н	Н	7′h4F	79	7'b100_1111	8'b1001_1111

**Table 3** — I<sup>2</sup>C Address selection

Note that the state of the ADRx pins is resolved on each  $I^2C$  address transfer. Therefore the PI3749-20 address can be changed while the regulator is powered up and in operation.

#### I<sup>2</sup>C Command Structure

## Depending on the state of the read/write bit, two types of transfers are possible:

- a. Write: Data transferred from the I<sup>2</sup>C master to the PI3749-20 slave
  - The first byte is transmitted by the master and includes the slave address and the R/W bit set to write (as shown in the last column of Table 3.) The second byte is also transmitted by the master and is the write data. The slave responds between each byte with an acknowledge bit.
- b. Read: Data returned from the Pl3749-20 slave to the master
  - The first byte is transmitted by the master and includes the slave address but the R/W bit is set to read. The slave responds to the first byte (the address transmitted by the master) with an acknowledge bit. The second byte is transmitted by the slave back to the master and is the read data. The master responds after the read data byte with a not-acknowledge bit (since the PI3749-20 read data are all single byte registers).




Figure 28 — Data transfer on the  $I^2C$  bus

Per the I<sup>2</sup>C standard, the master generates all serial clock pulses, and all data is transferred MSB first.



#### I<sup>2</sup>C™ Parameter Readback

#### **Fault Monitoring**

Register Name	Register Address	Bit <7>	Bit <6>	Bit <5>	Bit <4>	Bit <3>	Bit <2>	Bit <1>	Bit <0>
FLT2	2	TRISE	OTP	VOUT_NEG	VOUT_OV	EAIN_HI	VIN_OV	VIN_UV	VCC_UV
FLT3	3	0	0	0	0	Q1_FIL	Q3_SIL	Q3_FIL	SLOW_IL
FLTREG_CLR	4	Write only, data ignored							

Table 4 — PI3749-20 Fault Readback/Clear Registers

The fault bits in the FLT2 and FLT3 registers are only latched when the regulator first stops operating due to a given fault type. If the regulator is already not operating (perhaps due to a fault protection or being disabled) then should a new fault condition occur, the fault bit associated with the new fault will not be registered.

Both versions of the PI3749-x0 will auto recover from any fault protection mechanism, once the fault is corrected. However in order to aid in monitoring of the regulator via the  $I^2C$  fault monitoring registers, when a fault occurs, the associated fault bit(s) will set and latch until they are explicitly cleared by the  $I^2C$  host using the FLTREG\_CLR register.

A write to the FLTREG\_CLR register address will clear all latched fault register bits.

Fault Bit Name	Fault Bit Location	Fault Destination
TRISE	FLT2, Bit<7>	Overtemperature Protection: The predicted maximum hot-spot temperature, based on measured temperature and loading, exceeded the maximum safe operating temperature.
OTP	FLT2, Bit<6>	Overtemperature Protection: The internal measured temperature exceeded the maximum safe operating temperature.
VOUT_NEG	FLT2, Bit<5>	V <sub>OUT</sub> negative fault. The output voltage was below ground.
VOUT_OV	FLT2, Bit<4>	Output Overvoltage protection.
EAIN_HI	FLT2, Bit<3>	Current Limit: Overload Timeout.
VIN_OV	FLT2, Bit<2>	Input Overvoltage Lockout.
VIN_UV	FLT2, Bit<1>	Input Undervoltage Lockout.
VCC_UV	FLT2, Bit<0>	V <sub>CC</sub> undervoltage. The internal bias supply faulted due to undervoltage.
Q1_FIL	FLT3, Bit<3>	Current Limit: Fast current limit (Q1) The peak current through Q1 and the inductor was higher than the maximum current allowed.
Q3_SIL	FLT3, Bit<2>	Current Limit: Slow current limit (Q3)
Q3_FIL	FLT3, Bit<1>	Current Limit: Fast current limit (Q3) The peak current through Q3 and the inductor was higher than the maximum current allowed.
SLOW_IL	FLT3, Bit<0>	Current Limit: Slow current limit.

**Table 5** — Fault register bit summary

## I<sup>2</sup>C Volatile Addresses for Parameter Programming

Register Name	Register Address	Readback capable?	Bit <3>	Bit <2>	Bit <1>	Bit <0>
MRGN	5	Yes	MRGN_ENA	MRGN<2>	MRGN<1>	MRGN<0>

**Table 6** — PI3749-20 Parameter Programming Volatile Registers



## **MRGN: Margin Control**

By default, output voltage margining is disabled, corresponding to B3 being cleared. In this case, the reference to the error amplifier is at its nominal value of 1.700V. When margining is enabled, the reference can be modified in 85mV steps according to Table 7.


MRGN state	MRGN data	Resultant Margin Function			
MRGN_ENA<3>	MRGN<20>	Margin active?	Reference Voltage (V)		
1	100	Yes	1.360		
1	101	Yes	1.445		
1	110	Yes	1.530		
1	111	Yes	1.615		
0	xxx	No (data ignored), default	1.700		
1	000	Yes	1.785		
1	001	Yes	1.870		
1	010	Yes	1.955		
1	011	Yes	2.040		

**Table 7** — Margin control register programming

The MRGN state is always controlled by four bit wide volatile register. At power up, the register always resets to 4'b0000. The MRGN address can be freely read and written, as there are no one-time programmable fuses involved.




## **Package Drawings**





## **Receiving PCB Pattern Design Recommendations**



Recommended receiving footprint for Pl3749-x0 10mm x 14mm package. All pads should have a final copper size of 0.55mm x 0.55mm, whether they are solder-mask defined or copper defined, on a 1mm x 1mm grid. All stencil openings are 0.45mm when using either a 5mil or 6mil stencil.



# **Revision History**

Revision	Date	Description	Page Number(s)
1.0	04/13/15	Initial Release	n/a
1.1	07/14/15	Updated conditions column Added additional specifications Clarified parameters and updated typical Corrected labels Corrected labels Inductor Pairing updated	7 8 9 10 15
1.2	08/03/15	Inductor value corrected	7-9
1.3	09/03/15	Added I <sup>2</sup> C capability throughout	all
1.4	10/12/15	Added documentation for I <sup>2</sup> C capability Changed frequency units for readability Reformatted for readability	1, 4, 6, 7, 8, 9 & 20 11 19
1.5	04/08/16	Updated VDIFF description	4
1.6	09/27/16	Power level updated	ALL
1.7	02/14/17	Corrections to Typical Application, Figure 24 Package drawings updated	1, 15 5, 23, 24
1.8	03/31/17	Correct LGH pin name Parallel Operation section updated Include additional PCB Pattern information	3-5 18 24



# Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

#### **Vicor's Standard Terms and Conditions and Product Warranty**

All sales are subject to Vicor's Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor's webpage (<a href="http://www.vicorpower.com/termsconditionswarranty">http://www.vicorpower.com/termsconditionswarranty</a>) or upon request.

#### **Life Support Policy**

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

#### **Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: RE40,072; 6,788,033; 7,154,250; 6,421,262; 8,669,744; and for use under: 6,984,965; 6,975,098.

**Vicor Corporation** 

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

