

STW50N65DM2AG

Automotive-grade N-channel 650 V, 0.070 Ω typ., 38 A Power MOSFET MDmesh™ DM2 in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	Ртот
STW50N65DM2AG	650 V	0.087 Ω	38 A	300 W

- Designed for automotive applications and AEC-Q101 qualified
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh $^{\text{TM}}$ DM2 fast recovery diode series. It offers very low recovery charge (Q_{rr}) and time (t_{rr}) combined with low R_{DS(on)}, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STW50N65DM2AG	50N65DM2	TO-247	Tube

Contents STW50N65DM2AG

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	on history	11

STW50N65DM2AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate-source voltage	±25	V
1-	Drain current (continuous) at T _{case} = 25 °C	38	٨
l _D	Drain current (continuous) at T _{case} = 100 °C	24	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	152	Α
P _{TOT}	Total dissipation at T _{case} = 25 °C	300	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	50	
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50 V/ns	
T _{stg}	Storage temperature -55 to 150		°C
Tj	Operating junction temperature		C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R _{thj-case}	Thermal resistance junction-case	0.42	9000	
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W	

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive	7.5	А
Eas ⁽¹⁾	Single pulse avalanche energy	850	mJ

Notes:

⁽¹⁾ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ $I_{SD} \leq 38$ A, di/dt=800 A/µs; V_{DS} peak < $V_{(BR)DSS},$ V_{DD} = 80% $V_{(BR)DSS}.$

 $^{^{(3)}}$ V_{DS} \leq 520 V.

 $^{^{(1)}}$ starting $T_j = 25~^{\circ}C,~I_D = I_{AR},~V_{DD} = 50~V.$

Electrical characteristics STW50N65DM2AG

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
	Zoro goto voltogo droip	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$			10	
IDSS	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 650 V, T _{case} = 125 °C			100	μΑ
Igss	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _G S = 10 V, I _D = 19 A		0.070	0.087	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	3200	-	
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	ı	130	ı	pF
Crss	Reverse transfer capacitance	V _G S = 0 V	-	3	-	ρ.
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0$ to 520 V, $V_{GS} = 0$ V	1	256	1	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	4	-	Ω
Qg	Total gate charge	V _{DD} = 520 V, I _D = 38 A,	ı	70	1	
Q _{gs}	Gate-source charge	V _{GS} = 10 V (see <i>Figure 15</i> :		18		nC
Q_{gd}	Gate-drain charge	"Gate charge test circuit")	-	34	-	

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 325 \text{ V}, I_D = 19 \text{ A}$	-	22.5	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Switching times	1	21	-	
t _{d(off)}	Turn-off delay time	test circuit for resistive load"	1	89	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	-	10.5	-	

 $^{^{(1)}}$ C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		1		38	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		152	Α
V _{SD} ⁽²⁾	Forward on voltage	$V_{GS} = 0 \text{ V}, I_{SD} = 38 \text{ A}$	1		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 38 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	1	150		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive	-	0.96		μC
I _{RRM}	Reverse recovery current	load switching and diode recovery times")	ı	12.8		Α
t _{rr}	Reverse recovery time	$I_{SD} = 38 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	245		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$ (see Figure 16: "Test circuit for	-	2.7		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	22		Α


Notes:


 $^{^{(1)}}$ Pulse width is limited by safe operating area.


 $^{^{(2)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.


2.1 Electrical characteristics (curves)














STW50N65DM2AG Electrical characteristics






Figure 10: Normalized on-resistance vs temperature


R_{DS(on)} GIPG090715FQFIWRON

2.2 V_{GS} = 10 V

1.8 1.4 1.0 0.6 0.2 T_J (°C)









Test circuits STW50N65DM2AG

3 Test circuits








Figure 16: Test circuit for inductive load switching and diode recovery times






Figure 18: Unclamped inductive waveform





577

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-247 package information




Figure 20: TO-247 package outline

Table 9: TO-247 package mechanical data

Dim		mm.	
Dim.	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW50N65DM2AG Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
09-Jul-2015	1	Initial release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved