

The PE3341 is a high performance integer-N PLL with embedded EEPROM capable of frequency synthesis up to

2700 MHz with a speed-grade option to 3000 MHz. The

applications such as sonet, wireless base stations, fixed

The PE3341 features a ÷10/11 dual modulus prescaler,

The PE3341 UltraCMOS[™] Phase Locked-Loop is manufactured in Peregrine's patented Ultra Thin Silicon (UTSi®) CMOS process, offering excellent RF performance with the economy and integration of conventional CMOS.

wireless, and RF instrumentation systems.

EEPROM allows designers to permanently store control bits,

allowing easy configuration of self-starting synthesizers. The

superior phase noise performance of the PE3341 is ideal for

counters, a phase comparator, and a charge pump as shown in

Figure 1. Counter values are programmable through a three-

Product Description

Product Specification

PE3341

2700 MHz Integer-N PLL with Field-Programmable EEPROM

Features

- Field-programmable EEPROM for selfstarting applications
- Standard 2700 MHz operation, 3000 MHz speed-grade option
- ÷10/11 dual modulus prescaler
- Internal charge pump
- Serial programmable
- Low power 20 mA at 3 V
- Ultra-low phase noise
- Available in 20-lead 4x4 mm QFN package



Figure 1. Block Diagram

wire serial interface.



Figure 2. Pin Configuration (Top View)



Figure 3. Package Type

20-lead QFN



Table 2. Pin Descriptions

| Pin No. | Pin Name | Туре | Description |
|---------|------------------|------------|--|
| 1 | S_WR | Input | Secondary Register WRITE input. Primary Register contents are copied to the Secondary Register on S_WR rising edge. Also used to control Serial Port operation and EEPROM programming. |
| 2 | Data | Input | Binary serial data input. Input data entered LSB (B ₀) first. |
| 3 | Clock | Input | Serial clock input. Data is clocked serially into the 20-bit Primary Register, the 20-bit EE Register, or the 8-bit Enhancement Register on the rising edge of Clock. Also used to clock EE Register data out Dout port. |
| 4 | FSel | Input | Frequency Register selection control line. Internal 70 kW pull-down resistor. |
| 5 | E_WR | Input | Enhancement Register write enable. Also functions as a Serial Port control line. Internal 70 kW pull- down resistor. |
| 6 | V _{PP} | Input | EEPROM erase/write programming voltage supply pin. Requires a 100pF bypass capacitor connected to GND. |
| 7 | V _{DD} | (Note 1) | Power supply input. Input may range from 2.85 V to 3.15 V. Bypassing required. |
| 8 | Fin | Input | Prescaler input from the VCO. |
| 9 | Fin | Input | Prescaler complementary input. A series 50 W resistor and DC blocking capacitor should be placed as close as possible to this pin and connected to the ground plane. |
| 10 | C _{EXT} | Output | Logical "NAND" of PD_U and PD_D terminated through an on-chip, 2 kW series resistor. Connecting C_{EXT} to an external capacitor will low pass filter the input to the inverting amplifier used for driving LD. |
| 11 | EELoad | Input | Control line for Serial Data Port, Frequency Register selection, EE Register parallel loading, and EEPROM programming. Internal 70 kW pull-down resistor. |
| 12 | LD | Output, OD | Lock detect output, an open-drain logical inversion of C_{EXT} . When the loop is in lock, LD is high impedance; otherwise, LD is a logic LOW. |
| 13 | Dout | Output | Data out function. Dout is defined with the Enhancement Register and enabled with ENH. |
| 14 | V _{DD} | (Note 1) | Same as pin 7. |
| 15 | СР | Output | Charge pump output. Sources current is when f_c leads f_p and sinks current when f_c lags f_p . |
| 16 | N/C | | No connection. |
| 17 | EESel | Input | Control line for Frequency Register selection, EE Register parallel loading, and EEPROM programming. Internal 70 kW pull-up resistor. |
| 18 | f _r | Input | Reference frequency input. |
| 19 | V _{DD} | (Note 1) | Same as pin 7. |
| 20 | ĒNH | Input | Enhancement mode control line. When asserted LOW, enhancement register bits are functional. Internal 70 kW pull-up resistor. |

Notes 1: V_{DD} pins 7, 14 and 19 are connected by diodes and must be supplied with the same positive voltage level.

2: Ground connections are made through the exposed solder pad. The solder pad must be soldered to the ground plane for proper operation.



Table 3. Absolute Maximum Ratings

| Symbol | Parameter/Conditions | Min | Мах | Units |
|------------------|---------------------------------|------|----------------------|-------|
| V _{DD} | Supply voltage | -0.3 | +4.0 | V |
| Vi | Voltage on any digital input | -0.3 | V _{DD} +0.3 | V |
| T _{Stg} | Storage temperature range | -65 | +85 | °C |

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Table 4. Operating Ranges

| Symbol | Parameter/Conditions | Min | Max | Units |
|----------------|-------------------------------------|------|------|-------|
| V_{DD} | Supply voltage | 2.85 | 3.15 | V |
| T _A | Operating ambient temperature range | -40 | 85 | °C |

Table 5. ESD Ratings

| Symbol | Parameter/Conditions | Min | Мах | Units |
|--|---------------------------------------|-----|------|-------|
| V_{ESD} | ESD voltage human body model (Note 1) | | 1000 | V |
| V _{ESD} (V _{PP}) | ESD voltage human body model (Note 1) | | 200 | V |

Note 1: Periodically sampled, not 100% tested. Tested per MIL-STD-883, M3015 C2

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS[™] device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating in Table 4.

Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS[™] devices are immune to latch-up.



Table 6. DC Characteristics

V_{DD} = 3.0 V, -40° C < T_{A} < 85° C, unless otherwise specified

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|--|---|---|-----------------------|------|-----------------------|-------|
| I _{DD} | Operational supply current; Prescaler enabled | V _{DD} = 2.85 to 3.15 V | | 20 | 30 | mA |
| Digital Inputs: | S_WR, Data, Clock | | | | | |
| V _{IH} | High-level input voltage | V _{DD} = 2.85 to 3.15 V | 0.7 x V _{DD} | | | V |
| VIL | Low-level input voltage | V _{DD} = 2.85 to 3.15 V | | | 0.3 x V _{DD} | V |
| I _{IH} | High-level input current | V _{IH} = V _{DD} = 3.15 V | | | +1 | μA |
| IIL | Low-level input current | V _{IL} = 0, V _{DD} = 3.15 V | -1 | | | μA |
| Digital inputs: | $\overline{\mathrm{ENH}}$, EESel (contains a 70 k Ω pull-up resistor) | | | | | |
| V _{IH} | High-level input voltage | V _{DD} = 2.85 to 3.15 V | 0.7 x V _{DD} | | | V |
| VIL | Low-level input voltage | V _{DD} = 2.85 to 3.15 V | | | 0.3 x V _{DD} | V |
| I _{IH} | High-level input current | V _{IH} = V _{DD} = 3.15 V | | | +1 | μA |
| IIL | Low-level input current | V _{IL} = 0, V _{DD} = 3.15 V | -100 | | | μA |
| Digital inputs: | FSel, EELoad, E_WR (contains a 70 kΩ pull-down | resistor) | | | | |
| V _{IH} | High-level input voltage | V _{DD} = 2.85 to 3.15 V | 0.7 x V _{DD} | | | V |
| VIL | Low-level input voltage | V _{DD} = 2.85 to 3.15 V | | | 0.3 x V _{DD} | V |
| I _{IH} | High-level input current | V _{IH} = V _{DD} = 3.15 V | | | +100 | μA |
| IIL | Low-level input current | V _{IL} = 0, V _{DD} = 3.15 V | -1 | | | μA |
| EE Memory P | rogramming Voltage and Current: V _{PP} , I _{PP} | | | | | |
| V _{PP} _WRITE | EEPROM write voltage | | | 12.5 | | V |
| V _{PP} _ERASE | EEPROM erase voltage | | | -8.5 | | V |
| I _{PP} _WRITE | EEPROM write cycle current | | | | 30 | mA |
| I _{PP} _ERASE | EEPROM erase cycle current | | -10 | | | mA |
| Reference Div | rider input: f _r | | | | | |
| I _{IHR} | High-level input current | V _{IH} = V _{DD} = 3.15 V | | | +100 | μA |
| I _{ILR} | Low-level input current | V _{IL} = 0, V _{DD} = 3.15 V | -100 | | | μA |
| Counter outpu | it: Dout | | | | | |
| V _{OLD} | Output voltage LOW | I _{out} = 6 mA | | | 0.4 | V |
| V _{OHD} | Output voltage HIGH | I _{out} = -3 mA | V _{DD} - 0.4 | | | V |
| Lock detect or | utputs: (C _{EXT} , LD) | | | | | |
| V _{OLC} | Output voltage LOW, C _{EXT} | I _{out} = 0.1 mA | | | 0.4 | V |
| V _{OHC} | Output voltage HIGH, C _{EXT} | I _{out} = -0.1 mA | V _{DD} - 0.4 | | | V |
| V _{OLLD} | Output voltage LOW, LD | I _{out} = 1 mA | | | 0.4 | V |
| Charge Pump | output: CP | | 1 1 | | 1 1 | |
| I _{CP} – Source | Drive current | $V_{CP} = V_{DD} / 2$ | -2.6 | -2 | -1.4 | mA |
| I_{CP} – Sink | Drive current | $V_{CP} = V_{DD} / 2$ | 1.4 | 2 | 2.6 | mA |
| I _{CPL} | Leakage current | $1.0 \text{ V} < \text{V}_{CP} < \text{V}_{DD} - 1.0 \text{ V}$ | -1 | | 1 | μA |
| I _{CP} - Source vs. I _{CP} – Sink | Sink vs. source mismatch | $V_{CP} = V_{DD} / 2, T_A = 25^{\circ} C$ | | | 15 | % |
| $I_{CP} \text{ vs. } V_{CP}$ | Output current magnitude variation vs. voltage | $1.0 \text{ V} < \text{V}_{CP} < \text{V}_{DD} - 1.0 \text{ V}$ $T_{A} = 25^{\circ} \text{ C}$ | | | 15 | % |



Table 7. AC Characteristics

V_{DD} = 3.0 V, -40° C < T_{A} < 85° C, unless otherwise specified

| Symbol | Parameter | Conditions | Min | Max | Units |
|-------------------|--|--|-----|------|--------|
| Control Interfac | ce and Registers (see Figure 4) | | | | |
| f _{Clk} | Serial data clock frequency | (Note 1) | | 10 | MHz |
| t _{ClkH} | Serial clock HIGH time | | 30 | | ns |
| t _{ClkL} | Serial clock LOW time | | 30 | | ns |
| t _{DSU} | Data set-up time to Clock rising edge | | 10 | | ns |
| t _{DHLD} | Data hold time after Clock rising edge | | 10 | | ns |
| t _{PW} | S_WR pulse width | | 30 | | ns |
| t _{CWR} | Clock rising edge to S_WR rising edge | | 30 | | ns |
| t _{CE} | Clock falling edge to E_WR transition | | 30 | | ns |
| t _{WRC} | S_WR falling edge to Clock rising edge | | 30 | | ns |
| t _{EC} | E_WR transition to Clock rising edge | | 30 | | ns |
| EEPROM Eras | se/Write Programming (see Figures 5 & 6) | · | | | • |
| t _{EESU} | EELoad rising edge to VPP rising edge | | 500 | | ns |
| t _{EEPW} | V _{PP} pulse width | | 25 | 30 | ms |
| t _{VPP} | V _{PP} pulse rise and fall times | (Note 2) | 1 | | μS |
| Main Divider (I | ncluding Prescaler) | | | | |
| Fin | Operating frequency | | 300 | 2700 | MHz |
| Fin | Operating frequency | Speed-grade option (Note 3) | 300 | 3000 | MHz |
| P _{FIn} | Input level range | External AC coupling | -5 | 5 | dBm |
| Main Divider (F | Prescaler Bypassed) | | | | - |
| Fin | Operating frequency | (Note 4) | 50 | 270 | MHz |
| P_{FIn} | Input level range | External AC coupling (Note 4) | -5 | 5 | dBm |
| Reference Divi | ider | | | · | - |
| fr | Operating frequency | (Note 5) | | 100 | MHz |
| P _{fr} | Reference input power (Note 4) | Single ended input | -2 | | dBm |
| Phase Detecto | r | | | | |
| f _c | Comparison frequency | (Note 6) | | 20 | MHz |
| SSB Phase No | bise (F_{in} = 1.3 GHz, f_r = 10 MHz, f_c = 1.25 MHz, LBW | = 70 kHz, V_{DD} = 3.0 V, Temp = -40° C) | | · | • |
| | 100 Hz Offset | | | -75 | dBc/Hz |
| | 1 kHz Offset | | | -85 | dBc/Hz |

Note 1: f_{Clk} is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify f_{Clk} specification.

Note 2: Rise and fall times of the V_{PP} programming voltage pulse must be greater than 1 μ s.

Note 3: The maximum frequency of operation can be extended to 3.0 GHz by ordering a special speed-grade option. Please refer to Table 14, Ordering Information, for ordering details.

Note 4: CMOS logic levels can be used to drive F_{In} input if DC coupled and used in Prescaler Bypass mode. Voltage input needs to be a minimum of 0.5 Vp-p. For optimum phase noise performance, the reference input falling edge rate should be faster than 80 mV/ns. No minimum frequency limit exists when operated in this mode.

Note 5: CMOS logic levels can be used to drive reference input if DC coupled. Voltage input needs to be a minimum of 0.5 Vp-p. For optimum phase noise performance, the reference input falling edge rate should be faster than 80 mV/ns.

Note 6: Parameter is guaranteed through characterization only and is not tested.



(4)

Functional Description

The PE3341 consists of a dual modulus prescaler, three programmable counters, a phase detector with charge pump and control logic with EEPROM memory (see Figure 1).

The dual modulus prescaler divides the VCO frequency by either 10 or 11, depending on the state of the internal modulus select logic. The R and M counters divide the reference and prescaler outputs by integer values stored in one of three selectable registers. The modulus select logic uses the 4-bit A counter.

The phase-frequency detector generates up and down frequency control signals that direct the charge pump operation, and are also used to enable a lock detect circuit.

Frequency control data is loaded into the device via the Serial Data Port, and can be placed in three separate frequency registers. One of these registers (EE register) is used to load from and write to the non-volatile 20-bit EEPROM.

Various operational and test modes are available through the enhancement register, which is only accessible through the Serial Data Port (it cannot be loaded from the EEPROM).

Main Counter Chain

The main counter chain divides the RF input frequency, F_{in} , by an integer derived from the user-defined values in the M and A counters. It operates in two modes:

High Frequency Mode

Setting PB (prescaler bypass) LOW enables the \div 10/11 prescaler, providing operation to 2.7 GHz. In this mode, the output from the main counter chain, f_p, is related to the VCO frequency, F_{in}, by the following equation:

$$f_{p} = F_{in} / [10 \times (M + 1) + A]$$
(1)
where $0 \le A \le 15$ and $A \le M + 1$; $1 \le M \le 511$

When the loop is locked, F_{in} is related to the reference frequency, f_r , by the following equation:

 $F_{in} = [10 \times (M + 1) + A] \times (f_r / (R+1))$ (2) where $0 \le A \le 15$ and $A \le M + 1; 1 \le M \le 511$ A consequence of the upper limit on A is that F_{in} must be greater than or equal to 90 x (f_r / (R+1)) to obtain contiguous channels. Programming the M counter with the minimum value of 1 will result in a minimum M counter divide ratio of 2.

Programming the M and A counters with their maximum values provides a divide ratio of 5135.

Prescaler Bypass Mode

Setting the PB bit of a frequency register HIGH allows F_{in} to bypass the $\div 10/11$ prescaler. In this mode, the prescaler and A counter are powered down, and the input VCO frequency is divided by the M counter directly. The following equation relates F_{in} to the reference frequency f_r :

| $F_{in} = (M + 1) \times (f_r / (R+1))$ | (3) |
|---|-----|
| where $1 \le M \le 511$ | |

Reference Counter

The reference counter chain divides the reference frequency, f_r , down to the phase detector comparison frequency, f_c .

The output frequency of the 6-bit R Counter is related to the reference frequency by the following equation:

$$f_c = f_r / (R + 1)$$

where $0 \le R \le 63$

Note that programming R with 0 will pass the reference frequency, f_r , directly to the phase detector.

Phase Detector and Charge Pump

The phase detector is triggered by rising edges from the main counter (f_p) and the reference counter (f_c). It has two outputs, PD_U, and PD_D. If the divided VCO leads the divided reference in phase or frequency (f_p leads f_c), PD_D pulses LOW. If the divided reference leads the divided VCO in phase or frequency (f_c leads f_p), PD_U pulses LOW. The width of either pulse is directly proportional to the phase offset between the f_p and f_c signals.

The signals from the phase detector are also routed to an internal charge pump. PD_U controls a current source at pin CP, and PD_D controls a current sink at pin CP. When using a positive Kv VCO, PD_U pulses (current source) will increase the VCO frequency, and PD_D pulses (current sink) will decrease VCO frequency.



Lock Detect Output

A lock detect signal is provided at pin LD, via the pin C_{EXT} (see Figure 1). C_{EXT} is the logical "NAND" of PD_U and PD_D waveforms, driven through a series 2k ohm resistor. When the loop is locked, this output will be HIGH with narrow pulses LOW. Connecting C_{EXT} to an external shunt capacitor provides integration of this signal.

The C_{EXT} signal is sent to the LD pin through an internal inverting comparator with an open drain output. Thus LD is an "AND" function of PD_U and PD_D.

Table 8. Serial Interface

| S_WR | E_WR | EELoad Register Loaded | | |
|------|------|------------------------|----------------------|--|
| 0 | 0 | 0 | Primary Register | |
| 0 | 1 | 0 | Enhancement Register | |
| 0 | Х | 1 | EE Register | |

Figure 4. Serial Interface Timing Diagram



Serial Data Port

The Serial Data Port allows control data to be

into one of three registers: the Enhancement

to select one of these destinations.

entered into the device. This data can be directed

register, the Primary register, and the EE register.

Table 7 defines the control line settings required

Input data presented on pin 5 (Data) is clocked

serially into the designated register on the rising

edge of Clock. Data is always loaded LSB (B₀)

first into the receiving register. Figure 4 defines

the timing requirements for this process.



Frequency Registers

There are three independent frequency registers, any one of which can be selected to control the operation of the device. Each register is 20 bits in length, and provides data to the three counters and the prescaler bypass control. Table 8 defines these bit assignments.

Primary Register

The Primary Register is a serial shift register, loaded through the Serial Data Port. It can be selected to control the PLL as shown in Table 9. It is not buffered, thus when this register is selected to control the PLL, its data is continuously presented to the counters during a load operation.

This register is also used to perform a parallel load of data into the Secondary Register.

Secondary Register

The Secondary Register is a parallel-load register. Data is copied into this register from the Primary Register on the rising edge of S_WR, according to the timing diagrams shown in Figure 3. It can be selected to control the PLL as shown in Table 9.

<u>EE Register</u>

The EE Register is a serial/parallel-in, serial/ parallel-out register, and provides the interface to the EEPROM. It is loaded from the Serial Data Port to provide the parallel data source when writing to the EEPROM. It also accepts stored data from the EEPROM for controlling the PLL.

Serial loading of the EE Register is done as shown in Table 7 and Figure 4. Parallel loading of the register from EEPROM is accomplished as shown in Table 10.

The EE register can be selected to control the PLL as shown in Table 9. Note that it cannot be selected to control the PLL using data that has been loaded serially. This is because it must first go through one of the two conditions in Table 10 that causes the EEPROM data to be copied into the EE Register. The effect of this is that only EEPROM data is used when the EE Register is selected.

The contents of the EE register can also be shifted out serially through the Dout pin. This mode is enabled by appropriately programming the Enhancement Register. In this mode, data exits the register on the rising edge of Clock, LSB (B_0) first, and is replaced with the data present on the Data input pin. Tables 7 and 12 define the settings required to enable this mode.

Table 9. Primary / Secondary / EE Register Bit Assignments

| R₅ | R₄ | M ₈ | M 7 | РВ | M ₆ | M₅ | M4 | M₃ | M ₂ | M ₁ | Mo | R ₃ | R ₂ | R ₁ | R ₀ | A ₃ | A ₂ | A ₁ | A ₀ |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------------|-----------------|
| B ₀ | B ₁ | B ₂ | B ₃ | B ₄ | B ₅ | B ₆ | B ₇ | B ₈ | B ₉ | B ₁₀ | B ₁₁ | B ₁₂ | B ₁₃ | B ₁₄ | B ₁₅ | B ₁₆ | B ₁₇ | B ₁₈ | B ₁₉ |

Table 10. Frequency Register Selection

| EESel | FSel | EELoad | Register Selected | |
|-------|------|----------------------|--------------------|--|
| 0 | 1 | 1 0 Primary Register | | |
| 0 | 0 | 0 | Secondary Register | |
| 1 | Х | 0 | EE Register | |

Table 11. EE Register Load from EEPROM

| EESel | EELoad | Function | | | |
|-------|--------|----------------------------|--|--|--|
| _/ - | 0 | $EEPROM \to EE \ Register$ | | | |
| 1 | | $EEPROM \to EE \ Register$ | | | |



Enhancement Register

The Enhancement Register is a buffered serial shift register, loaded from the Serial Data Port. It activates special test and operating modes in the PLL. The bit assignments for these modes are shown in Table 11.

The functions of these Enhancement Register bits are shown in Table 12. A function becomes active when its corresponding bit is set HIGH. Note that bits 1, 2, 5, and 6 direct various data to the Dout pin, and for valid operation no more than one should be set HIGH simultaneously. The Enhancement Register is buffered to prevent inadvertent control changes during serial loading. Data that has been loaded into the register is captured in the buffer and made available to the PLL on the falling edge of E_WR.

A separate control line is provided to enable and disable the Enhancement mode. Functions are enabled by taking the ENH control line LOW. Note: The enhancement register bit values are unknown during power up. To avoid enabling the enhancement mode during power up, set the ENH pin high ("1") until the enhancement register bit values are programmed to a known state.

Table 12. Enhancement Register Bit Assignments

| Reserved | EE Register Output | f _p output | Power down | Counter Ioad | MSEL output | f _c output | Reserved |
|----------------|-----------------------|-----------------------|----------------|-----------------|----------------|-----------------------|----------------|
| B ₀ | B ₁ | B ₂ | B ₃ | B ₄ | B ₅ | B ₆ | B ₇ |

Table 13. Enhancement Register Functions

| Bit Function | | Description | |
|--------------|-----------------------|---|--|
| Bit 0 | Reserved | Program to 0 | |
| Bit 1 | EE Register Output | Allows the contents of the EE Register to be serially shifted out Dout, LSB (B_0) first. Data is shifted on rising edge of Clock. | |
| Bit 2 | f _p output | Provides the M counter output at Dout. | |
| Bit 3 | Power down | Powers down all functions except programming interface. | |
| Bit 4 | Counter load | Immediate and continuous load of counter programming. | |
| Bit 5 | MSEL output | Provides the internal dual modulus prescaler modulus select (MSEL) at Dout. | |
| Bit 6 | f _c output | Provides the R counter output at Dout. | |
| Bit 7 | Reserved | Program to 0 | |



EEPROM Programming

Frequency control data that is present in the EE Register can be written to the non-volatile EEPROM. All 20 bits are written simultaneously in a parallel operation. The EEPROM is guaranteed for at least 100 erase/write cycles.

Erase Cycle

The EEPROM should be taken through an erase cycle before writing data, since the write operation performs a logical AND of the EEPROM's current contents with the data in the EE Register. Erasing the EEPROM is accomplished by holding the S_WR, EESel, and EELoad inputs HIGH, then applying one ERASE programming voltage pulse to the V_{PP} input (see Table 13). The voltage source for this operation must be capable of supplying the EEPROM erase cycle current (I_{PP}_ERASE, Table 5). The timing diagram is shown in Figure 5.

Table 14. EEPROM Programming

| S_WR | EESel | EELoad | V _{PP} | Function |
|------|-------|--------|-----------------|-------------|
| 1 | 1 | 1 | 25ms @ -8.5V | Erase cycle |
| 1 | 0 | 1 | 25ms @ +12.5V | Write cycle |

Figure 5. EEPROM Erase Timing Diagram



Figure 6. EEPROM Write Timing Diagram



Write Cycle

Using the Serial Data Port, the EE Register is first loaded with the desired data. The EEPROM is then programmed with this data by taking the S_WR input HIGH and EESel input LOW, then applying one WRITE programming voltage pulse to the V_{PP} input. The voltage source for this operation must be capable of supplying the EEPROM write cycle current (I_{PP} _WRITE, Table 5). The timing diagram of this operation is shown in Figure 6. Programming is completed by taking the EELoad input LOW.

Note that it is possible to erroneously overwrite the EE Register with the EEPROM contents before the write cycle begins by unneeded manipulation of the EELoad bit (see Table 10).



Gross EEPROM Programming Timing Grid

Figure 7 shows a gross PE3341 EEPROM programming timing grid although each individual step has been described thoroughly in previous sections. It starts with EE Register load, and then together with other parameters a Vpp_ERASE negative pulse is applied to Vpp pin to erase the EEPROM contents and followed by a Vpp_WRITE pulse for EEPROM write cycle. The separation between the Vpp_ERASE and Vpp_WRITE pulse has to be at least 100 ms if mechanical relays are used to avoid both being on at the same time. After EE programming, the contents of the EEPROM cells can be verified by setting Enhancement Register Bit 1. A procedure shown in Figure 8 is applied twice. The first time is to load the EE Register from EEPROM and the second time is to shift out the EE Register contents through Dout pin.







Figure 8. Details of EE register contents loaded from EEPROM and then shifted out Serially through Dout pin - The procedure is performed twice.



Note: ENH/ (Pin 20) is at low (0) for this process.

In Figure 8, the first step is to program Enhancement Register to set Bit 1 high ("1") to access EE Register Output Bit Function. Subsequent action, which includes pulses, allows the existing EE Register contents to be shifted out the Dout pin and the EEPROM contents are loaded to the EE Register. Since the initial data existing in the EE Register could be anything, the data must be flushed out before clocking the

contents of the EEPROM register out. After the same procedures are duplicated, the Dout output is the EEPROM content. Note that only 19 Clock pulses are enough for the 20-bit EE Register because the first bit data is already present at Dout pin. Also ENH/ (Pin 20) is set to low ("0") to access the Enhancement mode.



Application Information

The PE3341 has been designed to allow a selfstarting PLL synthesizer to be built, removing the need to have a micro-controller or other programming source load data into the device on power-up. It can be used as a remotely controllable PLL as well, since the EEPROM circuitry has been added to a complete PLL core (PE3339).

The PE3341's EEPROM can be programmed incircuit, or prior to assembly using a socketed fixture.

It can be reprogrammed a minimum of 100 times, but is not designed to support constant reprogramming of the EEPROM by an application.

Self-Starting Mode

In self-starting applications, the EE Register is used to control the device and must be selected per Table 9. Additionally, the contents of the EEPROM must be copied to the EE Register per Table 10, and device power must be stable for this transfer to be reliably accomplished. These requirements can be met by connecting a capacitor of 50pF-10uF (evaluation design uses 3.3uF) from the EESel pin to ground. The delay of the rising edge on EESel, created by the RC time constant of its 70k ohm internal pull-up resistor and the external capacitor, will allow device power to stabilize first, ensuring proper data transfer. This edge is adaptable by capacitor value selection. The Vcc applied to the IC must be settled first.

Evaluation and Programming Kit Support

To provide easy evaluation of the PE3341 and to also enable programming of small evaluation quantities, Peregrine has developed complete evaluation kits and programming kits for the PE3341 EEPROM PLLs.

Evaluation Kits

The evaluation kits consist of an evaluation board and support software enabling the user to evaluate the full functionality of the part. The EEPROM can be loaded with user specified values and then placed in a self start-up mode. Please refer to Table 14, Ordering Information, for the specific order codes.

Programming Kits

The programming kits consist of a programming board and support software that enables the user to program small quantities of devices for prototype evaluation and for small pre-production runs. Please refer to Table 14, Ordering Information, for the specific order codes

Large production quantities can be special programmed at Peregrine for an additional charge. Please contact Peregrine Sales for pricing and leadtime at sales@psemi.com.



Figure 9. Package Drawing

0.18

20-lead QFN



1. DIMENSION APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 FROM TERMINAL TIP.

2. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.



Figure 10. Marking Specifications









Table 15. Ordering Information

| Order Code | Part Marking | Description | Package | Shipping Method |
|------------|--------------|------------------------------------|-------------------|------------------|
| 3341-53 | PE3341 | PE3341G-20QFN4x4-92A | Green 20-lead QFN | Tape or loose |
| 3341-54 | PE3341 | PE3341G-20QFN4x4-3000C | Green 20-lead QFN | 3000 units / T&R |
| 3341-55 | PE3341 | PE3341-20QFN4x4-92A (3GHz grade) | Green 20-lead QFN | Tape or loose |
| 3341-56 | PE3341 | PE3341-20QFN4x4-3000C (3GHz grade) | Green 20-lead QFN | 3000 units / T&R |
| 3341-05 | PE3341-EK | PE3341-20QFN4x4-EK | Evaluation Kit | 1 / Box |
| 3341-07 | PE3341-PK | PE3341-20MLP4x4-PK | Programming Kit | 1 / Box |

Sales Offices

The Americas

Peregrine Semiconductor Corporation

9380 Carroll Park Drive San Diego, CA 92121 Tel 858-731-9400 Fax 858-731-9499

Europe

Peregrine Semiconductor Europe

Bâtiment Maine 13-15 rue des Quatre Vents F- 92380 Garches, France Tel: +33-1-47-41-91-73 Fax : +33-1-47-41-91-73

Space and Defense Products

Americas:

Tel: 505-881-0438 Fax: 505-881-0443

Europe, Asia Pacific:

180 Rue Jean de Guiramand 13852 Aix-En-Provence cedex 3, France Tel: +33(0) 4 4239 3361 Fax: +33(0) 4 4239 7227

North Asia Pacific

Peregrine Semiconductor K.K.

5A-5, 5F Imperial Tower 1-1-1 Uchisaiwaicho, Chiyoda-ku Tokyo 100-0011 Japan Tel: +81-3-3502-5211 Fax: +81-3-3502-5213

Peregrine Semiconductor, Korea

#B-2402, Kolon Tripolis, #210 Geumgok-dong, Bundang-gu, Seongnam-si Gyeonggi-do, 463-480 S. Korea Tel: +82-31-728-4300 Fax: +82-31-728-4305

South Asia Pacific

Fax: +86-21-5836-7652

Peregrine Semiconductor, China Shanghai, 200040, P.R. China Tel: +86-21-5836-8276

For a list of representatives in your area, please refer to our Web site at: www.psemi.com

Data Sheet Identification

Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

Preliminary Specification

The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice).

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS and HaRP are trademarks of Peregrine Semiconductor Corp.

