## GENERAL DESCRIPTION

The 8701I is a low skew,  $\div$ 1,  $\div$ 2 Clock Generator. The low impedance LVCMOS outputs are designed to drive  $50\Omega$  series or parallel terminated transmission lines. The effective fanout can be increased from 20 to 40 by utilizing the ability of the outputs to drive two series terminated lines.


The divide select inputs, DIV\_SELx, control the output frequency of each bank. The outputs can be utilized in the  $\div 1$ ,  $\div 2$  or a combination of  $\div 1$  and  $\div 2$  modes. The bank enable inputs, BANK\_EN0:1, support enabling and disabling each bank of outputs individually. The master reset input, nMR/OE, resets the internal frequency dividers and also controls the active and high impedance states of all outputs.

The 8701I is characterized at 3.3V and mixed 3.3V input supply, and 2.5V output supply operating modes. Guaranteed bank, output and part-to-part skew characteristics make the 8701I ideal for those clock distribution applications demanding well defined performance and repeatability.


## **FEATURES**

- Twenty LVCMOS outputs,  $7\Omega$  typical output impedance
- · LVCMOS / LVTTL clock input
- · Maximum input frequency: 250MHz
- Bank enable logic allows unused banks to be disabled in reduced fanout applications
- Bank skew: 200ps
- · Output skew: 250ps
- Multiple frequency skew: 300ps
- Part-to-part skew: 600ps
- 3.3V or mixed 3.3V input, 2.5V output operating supply
- -40°C to 85°C ambient operating temperature
- · Other divide values available on request
- Available in lead-free RoHS compliant package

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT



48-Pin LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
2, 5, 11, 26, 32, 35, 41, 44	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
7, 9, 18, 21, 28, 30, 37, 39, 46, 48		Power		Power supply ground.
16, 20	V <sub>DD</sub>	Power		Positive supply pins.
25, 27, 29, 31, 33	QA0, QA1, QA2, QA3, QA4	Output		Bank A outputs.LVCMOS / LVTTLinterface levels. $7\Omega$ typical output impedance.
34, 36, 38, 40, 42	QB0, QB1, QB2, QB3, QB4	Output		Bank B outputs.LVCMOS / LVTTLinterface levels. $7\Omega$ typical output impedance.
43, 45, 47, 1, 3	QC0, QC1, QC2, QC3, QC4	Output		Bank C outputs.LVCMOS / LVTTLinterface levels. $7\Omega$ typical output impedance.
4, 6, 8, 10, 12	QD0, QD1, QD2, QD3, QD4	Output		Bank D outputs. LVCMOS / LVTTLinterface levels. $7\Omega$ typical output impedance.
22	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
13	DIV_SELD	Input	Pullup	Controls frequency division for Bank D outputs. LVCMOS / LVTTLinterface levels.
14	DIV_SELC	Input	Pullup	Controls frequency division for Bank C outputs. LVCMOS / LVTTLinterface levels.
23	DIV_SELB	Input	Pullup	Controls frequency division for Bank B outputs. LVCMOS / LVTTLinterface levels.
24	DIV_SELA	Input	Pullup	Controls frequency division for Bank A outputs. LVCMOS / LVTTLinterface levels.
17, 19	BANK_EN1, BANK_EN0	Input	Pullup	Enables and disables outputs by banks. LVCMOS / LVTTLinterface levels.
15	nMR/OE	Input	Pullup	Master Reset and output enable. When HIGH, output drivers are enabled. Whe LOW, output drivers are in HiZ and dividers are reset. LVCMOS / LVTTLinterface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.



## Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	$V_{DD}$ , $V_{DDO} = 3.465V$			15	pF
R <sub>out</sub>	Output Impedance			7		Ω

## TABLE 3. FUNCTION TABLE

	Inputs			Outputs				
nMR/OE	BANK_EN1	BANK_EN0	DIV_SELx	QA0:QA4	QB0:QB4	QC0:QC4	QD0:QD4	Qx frequency
0	Х	Х	Х	Hi Z	Hi Z	Hi Z	Hi Z	zero
1	0	0	0	Active	Hi Z	Hi Z	Hi Z	fIN/2
1	1	0	0	Active	Active	Hi Z	Hi Z	fIN/2
1	0	1	0	Active	Active	Active	Hi Z	fIN/2
1	1	1	0	Active	Active	Active	Active	fIN/2
1	0	0	1	Active	Hi Z	Hi Z	Hi Z	fIN
1	1	0	1	Active	Active	Hi Z	Hi Z	fIN
1	0	1	1	Active	Active	Active	Hi Z	fIN
1	1	1	1	Active	Active	Active	Active	fIN



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{I}$  -0.5 V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance,  $\theta_{JA} - 47.9^{\circ}\text{C/W}$  (0 lfpm)

Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
			2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				100	mA



 $\textbf{TABLE 4B. LVCMOS DC CHARACTERISTICS, V}_{DD} = 3.3V \pm 5\%, V_{DDO} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%, TA = 0^{\circ}\text{C to } 70^{\circ}\text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE		2		V <sub>DD</sub> + 0.3	V
		CLK		2		$V_{DD} + 0.3$	V
V <sub>IL</sub>	Input Low Voltage	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE		-0.3		0.8	V
		CLK		-0.3		1.3	V
	Input High Current	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	$V_{DD} = _{VIN} = 3.465V$			5	μА
		CLK	$V_{DD} = _{VIN} = 3.465V$			150	μA
I <sub>IL</sub>	Input Low Current	DIV_SELA, DIV_SELB, DIV_SELC, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	$V_{DD} = 3.465V,_{VIN} = 0V$	-150			μA
		CLK	$V_{DD} = 3.465 V_{VIN} = 0 V$	-5			μΑ
			$V_{DD} = V_{DDO} = 3.135V$ $I_{OH} = -36mA$	2.6			V
V <sub>OH</sub>	Output High Vo	oltage	$V_{DD} = 3.135V,$ $V_{DDO} = 2.375$ $I_{OH} = -27mA$	1.8			V
			$V_{DD} = V_{DDO} = 3.135V$ $I_{OL} = 36mA$			0.5	V
V <sub>OL</sub>	Output Low Voltage		$V_{DD} = 3.135V,$ $V_{DDO} = 2.375$ $I_{OL} = 27mA$			0.5	V



**Table 5A. AC Characteristics,**  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Input Frequency				250	MHz
tp <sub>LH</sub>	Propagation Delay, Low-to-High; NOTE 1	0MHz ≤ f ≤ 200MHz	2.2		3.6	ns
tp <sub>HL</sub>	Propagation Delay, High-to-Low; NOTE 1	0MHz ≤ f ≤ 200MHz	2.2		3.6	ns
tsk(b)	Bank Skew; NOTE 2, 7	Measured on rising edge at V <sub>DDO</sub> /2			200	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge at V <sub>DDO</sub> /2			250	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at V <sub>DDO</sub> /2			300	ps
tsk(pp)	Part to Part Skew; NOTE 5, 7	Measured on rising edge at V <sub>DDO</sub> /2			600	ps
t <sub>R</sub>	Output Rise Time; NOTE 6	30% to 70%	200		900	ps
t <sub>F</sub>	Output Fall Time; NOTE 6	30% to 70%	200		900	ps
	Output Dulos Width	$0MHz \le f \le 200MHz$	tCYCLE/2 - 0.6	tCYCLE/2	tCYCLE/2 + 0.6	ns
I <sub>PW</sub>	Output Pulse Width	f = 200MHz	1.9	2.5	3.1	ns
t <sub>EN</sub>	Output Enable Time; NOTE 6	f = 10MHz			6	ns
t <sub>DIS</sub>	Output Disable Time; NOTE 6	f = 10MHz			6	ns

All parameters measured at 200MHz unless noted otherwise.

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{DDO}/2$ .

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 1: Measured from the  $V_{\text{DD}}$  input crossing point to the output at  $V_{\text{DDO}}/2$ . NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltages and with equal load conditions.

NOTE 4 Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.



Table 5B. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Input Frequency				250	MHz
tp <sub>LH</sub>	Propagation Delay, Low-to-High; NOTE 1	0MHz ≤ f ≤ 200MHz	2.4		3.7	ns
tp <sub>HL</sub>	Propagation Delay, High-to-Low; NOTE 1	0MHz ≤ f ≤ 200MHz	2.4		3.7	ns
tsk(b)	Bank Skew; NOTE 2, 7	Measured on rising edge at V <sub>DDO</sub> /2			225	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge at V <sub>DDO</sub> /2			250	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at V <sub>DDO</sub> /2			300	ps
tsk(pp)	Part to Part Skew; NOTE 5, 7	Measured on rising edge at V <sub>DDO</sub> /2			650	ps
t <sub>R</sub>	Output Rise Time; NOTE 6	30% to 70%	200		900	ps
t <sub>F</sub>	Output Fall Time; NOTE 6	30% to 70%	200		900	ps
	Output Dulce Width	$0MHz \le f \le 200MHz$	tCYCLE/2 - 0.6	tCYCLE/2	tCYCLE/2 + 0.6	ns
T <sub>PW</sub>	Output Pulse Width	f = 200MHz	1.9	2.5	3.1	ns
t <sub>EN</sub>	Output Enable Time; NOTE 6	f = 10MHz			6	ns
t <sub>DIS</sub>	Output Disable Time; NOTE 6	f = 10MHz			6	ns

All parameters measured at 200MHz unless noted otherwise.

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{\rm DDO}/2$ .

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 1: Measured from the  $V_{DD}$  input crossing point to the output at  $V_{DDO}/2$ . NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.


NOTE 3: Defined as skew between outputs at the same supply voltages and with equal load conditions.

NOTE 4 Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.




# PARAMETER MEASUREMENT INFORMATION







## 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT









### **OUTPUT SKEW**




PART-TO-PART SKEW



### BANK SKEW (where X denotes outputs in the same bank)



### PROPAGATION DELAY



### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIIOD

OUTPUT RISE/FALL TIME



## **APPLICATION INFORMATION**

#### **Driver Termination**

For LVCMOS Output Termination, please refer to a separate Application Note: *LVCMOS Driver Termination*.

## RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS: OUTPUTS:

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### Outputs.

LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

## **POWER CONSIDERATIONS**

For Power Dissipation, please refer to a separate Application Note: *Power Dissipation for LVCMOS Buffer.* 

9



## RELIABILITY INFORMATION

## Table 6. $\theta_{\text{JA}} \text{vs. Air Flow Table for 48 Lead LQFP}$

## θJA by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards67.8°C/W55.9°C/W50.1°C/WMulti-Layer PCB, JEDEC Standard Test Boards47.9°C/W42.1°C/W39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

### TRANSISTOR COUNT

The transistor count for 8701l is: 1743



## PACKAGE OUTLINE - Y SUFFIX FOR 48 LEAD LQFP




TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
SYMBOL	BBC					
STWIBOL	MINIMUM	NOMINAL	MAXIMUM			
N		48				
Α			1.60			
<b>A</b> 1	0.05		0.15			
A2	1.35	1.40	1.45			
b	0.17	0.22	0.27			
С	0.09		0.20			
D		9.00 BASIC				
D1		7.00 BASIC				
D2		5.50 Ref.				
E		9.00 BASIC				
E1		7.00 BASIC				
E2		5.50 Ref.				
е		0.50 BASIC				
L	0.45	0.60	0.75			
θ	0°		7°			
ccc			0.08			

Reference Document: JEDEC Publication 95, MS-026



## Table 7. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8701CYILF	ICS8701CYILF	48 lead "Lead Free" LQFP	Tray	0°C to +70°C
8701CYILFT	ICS8701CYILF	48 lead "Lead Free" LQFP	Tape and Reel	0°C to +70°C



	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
А	1 5A 5B	2 5 7 8-10 10 11	Updated format throughout the datasheet. Renamed LVCMOS_CLK to CLK. Renamed V <sub>DDI</sub> to V <sub>DD</sub> . Pin Description Table, revised nMR/OE description. 3.3V AC Characteristics Table, updated notes. 3.3V/2.5V Characteristics Table, updated notes. Updated drawings. Added Power Consideration and Driver Termination notes. Added Reliability Information and Transistor Count. Revised Package Outline.	8/19/02		
В	T2 T7	1 3 8 9	Features Section - added lead-free bullet. Pin Characteristics Table - changed CIN from 4pF max. to 4pF typical. Parameter Measurement Information - added Bank Skew diagram. Application Information - added Recommendations for Unused Input and Output Pins. Ordering Information Table - added lead-free part number, marking and note. Updated format throughout the data sheet.	2/28/06		
С	T7	12 14	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	7/27/10		
С	Т7	1 12	Removed ICS from the part number where needed. Features Section - removed reference to leaded package. Ordering Information - removed quantity for tape and reel. Deleted LF note below the table. Updated header and footer.	1/22/16		





Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved