# STL11N65M5

Datasheet - production data



## N-channel 650 V, 0.475 Ω typ., 8.5 A MDmesh<sup>™</sup> M5 Power MOSFET in a PowerFLAT<sup>™</sup> 5x5 package



### Figure 1. Internal schematic diagrams



### Features

Order code	V <sub>DS</sub> @ T <sub>j max.</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STL11N65M5	710 V	0.530 Ω	8.5 A

- Extremely low R<sub>DS(on)</sub>
- Low gate charge and input capacitance
- Excellent switching performance
- 100% avalanche tested

### **Applications**

• Switching applications

### Description

This device is an N-channel Power MOSFET based on MDmesh<sup>™</sup> M5 innovative vertical process technology combined with the wellknown PowerMESH<sup>™</sup> horizontal layout. The resulting product offers extremely low onresistance, making it particularly suitable for applications requiring high power and superior efficiency.

#### Table 1. Device summary

Order code	Marking	Package	Packaging
STL11N65M5	11N65M5	PowerFLAT <sup>™</sup> 5x5	Tape and reel

This is information on a product in full production.

# Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	9
4	Package mechanical data1	0
5	Revision history	3



1

# Electrical ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	650	V
V <sub>GS</sub>	Gate-source voltage	± 25	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	8.5	А
$I_{D}^{(1)}$	Drain current (continuous) at T <sub>C</sub> = 100 °C	4.9	А
I <sub>DM</sub> <sup>(1),(2)</sup>	Drain current (pulsed)	34	А
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> =25°C	1.35	А
I <sub>D(3)</sub>	Drain current (continuous) at T <sub>pcb</sub> =100°C	0.86	А
I <sub>DM(2),(3)</sub>	Drain current (pulsed)	5.4	А
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at $T_{C}$ = 25 °C	70	W
I <sub>AR</sub>	Avalanche current, repetitive or not- repetitive (pulse width limited by T <sub>j</sub> max)	1.9	A
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$ )	130	mJ
dv/dt <sup>(4)</sup>	Peak diode recovery voltage slope 15		V/ns
T <sub>stg</sub>	Storage temperature	EE to 150	°C
Tj	Max. operating junction temperature	- 55 to 150	°C

Table 2.	Absolute	maximum	ratings
----------	----------	---------	---------

1. Limited by maximum junction temperature

2. Pulse width limited by safe operating area.

3. When mounted on FR-4 Board of 1 inch<sup>2</sup>, 2 oz Cu (t < 100 s)

4.  $I_{SD} \leq 8.5 \text{ A}, \text{ di/dt} \leq 400 \text{ A/}\mu\text{s}, \text{ V}_{Peak} \leq \text{V}_{(BR)DSS}, \text{ V}_{DD} = 400 \text{ V}.$ 

#### Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	1.78	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb max	58.5	°C/W

1. When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu, t<100 sec



## 2 Electrical characteristics

( $T_C = 25$  °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage (V <sub>GS</sub> = 0)	I <sub>D</sub> = 1 mA	650			V
I <sub>DSS</sub> Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 650 V			1	μΑ	
	V <sub>DS</sub> = 650 V, T <sub>C</sub> =125 °C			100	μΑ	
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 25 V			± 100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.25 A		0.475	0.530	Ω

### Table 4. On /off states

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	644	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	18	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> = 0	-	2.5	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0	-	55	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	$v_{\rm DS} = 0.00320$ v, $v_{\rm GS} = 0.00320$	-	17	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz open drain	-	5	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 4.5 A,	-	17	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	4.6	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 16)	-	8.5	-	nC

1.  $C_{oss eq}$  time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

2.  $C_{oss eq}$  energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 



Symbol	Parameter	Test conditions	Min.	Тур.	Мах	Unit	
t <sub>d (v)</sub>	Voltage delay time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 6 A,	-	23	-	ns	
t <sub>r(v)</sub>	Voltage rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$ (see <i>Figure 17</i> ),	-	10	-	ns	
t <sub>f(i)</sub>	Current fall time		-	13.5	-	ns	
t <sub>c(off)</sub>	Crossing time	(see <i>Figure 20</i> )	-	13	-	ns	

Table 6. Switching times

### Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		-		8.5	А
I <sub>SDM</sub> <sup>(1)</sup> , <sup>(2)</sup>	Source-drain current (pulsed)		-		34	А
V <sub>SD</sub> <sup>(3)</sup>	Forward on voltage	I <sub>SD</sub> = 8.5 A, V <sub>GS</sub> = 0	-		1.5	V
t <sub>rr</sub>	Reverse recovery time		-	232		ns
Q <sub>rr</sub>	Reverse recovery charge	I <sub>SD</sub> = 8.5 A, di/dt = 100 A/μs V <sub>DD</sub> = 60 V (see <i>Figure 17</i> )	-	2		μC
I <sub>RRM</sub>	Reverse recovery current		-	17.5		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 8.5 A, di/dt = 100 A/µs	-	328		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C	-	2.8		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 17)	-	17		А

1. Limited by maximum junction temperature

2. Pulse width limited by safe operating area

3. Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%



## 2.1 Electrical characteristics (curves)



Figure 4. Output characteristics







Figure 5. Transfer characteristics











Figure 10. Normalized gate threshold voltage vs temperature



Figure 12. Source-drain diode forward characteristics



Figure 9. Output capacitance stored energy



Figure 11. Normalized on-resistance vs temperature



Figure 13. Normalized V<sub>(BR)DSS</sub> vs temperature







Figure 14. Switching losses vs gate resistance <sup>(1)</sup>

1. Eon including reverse recovery of a SiC diode



#### **Test circuits** 3

Figure 15. Switching times test circuit for resistive load



Figure 17. Test circuit for inductive load switching and diode recovery times



Figure 19. Unclamped inductive waveform













# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



47/







Dim.		mm		
Dini.	Min.	Тур.	Max.	
A	0.80		1.0	
A1	0.02		0.05	
A2		0.25		
b	0.30		0.50	
D		5.00		
D1	4.05		4.25	
E		5.00		
E1	0.64		0.79	
E2	2.25		2.45	
e		1.27		
L	0.45		0.75	

Table 8. PowerFLAT<sup>™</sup> 5x5 type S mechanical dimensions

### Figure 22. PowerFLAT<sup>™</sup> 5x5 type S recommended footprint (dimensions are in mm)





# 5 Revision history

Date	Revision	Changes
09-May-2014	1	First release
29-Sep-2014	2	Updated title, features and description in cover page. Document status promoted from preliminary to production data.

### Table 9. Document revision history



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

