

# NTB65N02R, NTP65N02R

## Power MOSFET 65 A, 24 V N-Channel TO-220, D<sup>2</sup>PAK

### Features

- Planar HD3e Process for Fast Switching Performance
- Low  $R_{DS(on)}$  to Minimize Conduction Loss
- Low  $C_{iss}$  to Minimize Driver Loss
- Low Gate Charge
- Pb-Free Packages are Available\*

**MAXIMUM RATINGS** ( $T_J = 25^\circ\text{C}$  Unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	25	$\text{V}_{dc}$
Gate-to-Source Voltage – Continuous	$V_{GS}$	$\pm 20$	$\text{V}_{dc}$
Thermal Resistance – Junction-to-Case Total Power Dissipation @ $T_C = 25^\circ\text{C}$	$R_{\theta JC}$ $P_D$	2.0 62.5	$^\circ\text{C}/\text{W}$ $\text{W}$
Drain Current – Continuous @ $T_C = 25^\circ\text{C}$ , Chip Continuous @ $T_C = 25^\circ\text{C}$ , Limited by Package Single Pulse ( $t_p = 10 \mu\text{s}$ )	$I_D$ $I_D$ $I_{DM}$	65 58 160	A A A
Thermal Resistance – Junction-to-Ambient (Note 1) Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$R_{\theta JA}$ $P_D$ $I_D$	67 1.86 10	$^\circ\text{C}/\text{W}$ $\text{W}$ A
Thermal Resistance – Junction-to-Ambient (Note 2) Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Drain Current – Continuous @ $T_A = 25^\circ\text{C}$	$R_{\theta JA}$ $P_D$ $I_D$	120 1.04 7.6	$^\circ\text{C}/\text{W}$ $\text{W}$ A
Operating and Storage Temperature Range	$T_J$ and $T_{stg}$	-55 to 150	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 50 \text{ V}_{dc}$ , $V_{GS} = 10 \text{ V}_{dc}$ , $I_L = 11 \text{ A}_{pk}$ , $L = 1 \text{ mH}$ , $R_G = 25 \Omega$ )	$E_{AS}$	60	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 Seconds	$T_L$	260	$^\circ\text{C}$

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. When surface mounted to an FR4 board using 1 in. pad size, (Cu Area 1.127 in<sup>2</sup>).
2. When surface mounted to an FR4 board using minimum recommended pad size, (Cu Area 0.412 in<sup>2</sup>).


\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

<http://onsemi.com>

$V_{(BR)DSS}$	$R_{DS(on)} \text{ TYP}$	$I_D \text{ MAX}$
24 V	8.4 m $\Omega$ @ 10 V	65 A



### MARKING DIAGRAMS



65N02R = Specific Device Code  
A = Assembly Location  
Y = Year  
WW = Work Week  
G = Pb-Free Package

### PIN ASSIGNMENT

PIN	FUNCTION
1	Gate
2	Drain
3	Source
4	Drain

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

# NTB65N02R, NTP65N02R


**ELECTRICAL CHARACTERISTICS** ( $T_J = 25^\circ\text{C}$  Unless otherwise specified)

Characteristics	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage (Note 3) ( $V_{GS} = 0 \text{ V}_{dc}$ , $I_D = 250 \mu\text{A}_{dc}$ ) Temperature Coefficient (Positive)	$V_{(BR)DSS}$	24 –	27.5 25.5	– –	$\text{V}_{dc}$ $\text{mV}/^\circ\text{C}$
Zero Gate Voltage Drain Current ( $V_{DS} = 20 \text{ V}_{dc}$ , $V_{GS} = 0 \text{ V}_{dc}$ ) ( $V_{DS} = 20 \text{ V}_{dc}$ , $V_{GS} = 0 \text{ V}_{dc}$ , $T_J = 150^\circ\text{C}$ )	$I_{DSS}$	– –	– –	1.5 10	$\mu\text{A}_{dc}$
Gate-Body Leakage Current ( $V_{GS} = \pm 20 \text{ V}_{dc}$ , $V_{DS} = 0 \text{ V}_{dc}$ )	$I_{GSS}$	–	–	$\pm 100$	$\text{nA}_{dc}$
<b>ON CHARACTERISTICS</b> (Note 3)					
Gate Threshold Voltage (Note 3) ( $V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}_{dc}$ ) Threshold Temperature Coefficient (Negative)	$V_{GS(\text{th})}$	1.0 –	1.5 4.1	2.0 –	$\text{V}_{dc}$ $\text{mV}/^\circ\text{C}$
Static Drain-to-Source On-Resistance (Note 3) ( $V_{GS} = 4.5 \text{ V}_{dc}$ , $I_D = 15 \text{ A}_{dc}$ ) ( $V_{GS} = 10 \text{ V}_{dc}$ , $I_D = 20 \text{ A}_{dc}$ ) ( $V_{GS} = 10 \text{ V}_{dc}$ , $I_D = 30 \text{ A}_{dc}$ )	$R_{DS(\text{on})}$	– – –	11.2 8.4 8.2	12.5 10.5 –	$\text{m}\Omega$
Forward Transconductance (Note 3) ( $V_{DS} = 10 \text{ V}_{dc}$ , $I_D = 15 \text{ A}_{dc}$ )	$g_{FS}$	–	27	–	Mhos
<b>DYNAMIC CHARACTERISTICS</b>					
Input Capacitance	$C_{iss}$	–	948	1330	pF
Output Capacitance	$C_{oss}$	–	456	640	
Transfer Capacitance	$C_{rss}$	–	160	225	
<b>SWITCHING CHARACTERISTICS</b> (Note 4)					
Turn-On Delay Time	$(V_{GS} = 10 \text{ V}_{dc}, V_{DD} = 10 \text{ V}_{dc}, I_D = 30 \text{ A}_{dc}, R_G = 3 \Omega)$	$t_{d(on)}$	–	7.0	ns
Rise Time		$t_r$	–	53	
Turn-Off Delay Time		$t_{d(off)}$	–	14	
Fall Time		$t_f$	–	10	
Gate Charge	$(V_{GS} = 4.5 \text{ V}_{dc}, I_D = 30 \text{ A}_{dc}, V_{DS} = 10 \text{ V}_{dc})$ (Note 3)	$Q_T$	–	9.5	nC
		$Q_1$	–	3.0	
		$Q_2$	–	4.4	
<b>SOURCE-DRAIN DIODE CHARACTERISTICS</b>					
Forward On-Voltage	$(I_S = 20 \text{ A}_{dc}, V_{GS} = 0 \text{ V}_{dc})$ (Note 3) $(I_S = 30 \text{ A}_{dc}, V_{GS} = 0 \text{ V}_{dc})$ $(I_S = 15 \text{ A}_{dc}, V_{GS} = 0 \text{ V}_{dc}, T_J = 125^\circ\text{C})$	$V_{SD}$	– – –	0.88 1.10 0.80	$\text{V}_{dc}$
Reverse Recovery Time		$t_{rr}$	–	29.1	
Reverse Recovery Stored Charge		$t_a$	–	13.6	
		$t_b$	–	15.5	–
		$Q_{RR}$	–	0.02	$\mu\text{C}$


3. Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

4. Switching characteristics are independent of operating junction temperatures.


# NTB65N02R, NTP65N02R




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance versus Drain Current and Temperature**



**Figure 4. On-Resistance versus Drain Current and Temperature**




**Figure 5. On-Resistance Variation with Temperature**




**Figure 6. Drain-to-Source Leakage Current versus Voltage**

## NTB65N02R, NTP65N02R




GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)


**Figure 7. Capacitance Variation**




$Q_g$ , TOTAL GATE CHARGE (nC)  
**Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge**



**Figure 9. Resistive Switching Time Variation versus Gate Resistance**




**Figure 10. Diode Forward Voltage versus Current**



**Figure 11. Maximum Rated Forward Biased Safe Operating Area**

## NTB65N02R, NTP65N02R



**Figure 12. Thermal Response**

### ORDERING INFORMATION



Device	Package	Shipping <sup>†</sup>
NTB65N02R	D <sup>2</sup> PAK	50 Units / Rail
NTB65N02RG	D <sup>2</sup> PAK (Pb-Free)	50 Units / Rail
NTB65N02RT4	D <sup>2</sup> PAK	800 / Tape & Reel
NTB65N02RT4G	D <sup>2</sup> PAK (Pb-Free)	800 / Tape & Reel
NTP65N02R	TO-220AB	50 Units / Rail
NTP65N02RG	TO-220AB (Pb-Free)	50 Units / Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# NTB65N02R, NTP65N02R

## PACKAGE DIMENSIONS

**TO-220AB**  
CASE 221A-09  
ISSUE AA




NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.  
 2. CONTROLLING DIMENSION: INCH.  
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.570	0.620	14.48	15.75
B	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
H	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	---	1.15	---
Z	---	0.080	---	2.04


STYLE 5:  
 PIN 1. GATE  
 2. DRAIN  
 3. SOURCE  
 4. DRAIN

# NTB65N02R, NTP65N02R

## PACKAGE DIMENSIONS



## SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# NTB65N02R, NTP65N02R

**ON Semiconductor** and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor

P.O. Box 61312, Phoenix, Arizona 85082-1312 USA

Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada

Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada

Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada

**Japan:** ON Semiconductor, Japan Customer Focus Center  
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850

**ON Semiconductor Website:** <http://onsemi.com>

**Order Literature:** <http://www.onsemi.com/litorder>

For additional information, please contact your local Sales Representative.