

# Ultra Low Quiescent Current Linear Voltage Regulator

TLS805B1

TLS805B1SJV TLS805B1LDV

Linear Voltage Regulator

# Data Sheet

Rev. 1.2, 2016-01-11

Automotive Power



## TLS805B1

#### TLS805B1SJ/LDV



**Overview** 1

#### Features

- Ultra Low Quiescent Current of 5 µA ٠
- Wide Input Voltage Range of 2.75 V to 42 V ٠
- Output Current Capacity up to 50 mA
- Off Mode Current Less than 1 µA
- Low Drop Out Voltage of typ. 100 mV @ 50 mA
- Output Current Limit Protection
- Overtemperature Shutdown
- Enable
- Available in PG-DSO-8 Package
- Available in PG-TSON-10 Package
- Wide Temperature Range
- Green Product (RoHS Compliant)
- AEC Qualified ٠



Figure 1 PG-DSO-8



Figure 2 PG-TSON-10

Туре	Package	Marking
TLS805B1SJV	PG-DSO-8	805B1V
TLS805B1LDV	PG-TSON-10	805B1V



#### Overview

#### Description

The TLS805B1 is a linear voltage regulator featuring wide input voltage range, low drop out voltage and ultra low quiescent current.

With an input voltage range of 2.75 V to 42 V and ultra low quiescent of only 5  $\mu$ A, the regulator is perfectly suitable for automotive or any other supply systems connected permanently to the battery.

The TLS805B1SJ/LDV is the adjustable output version with an accuracy of 2 % and output current capability up to 50 mA.

The new regulation concept implemented in TLS805B1 combines fast regulation and very good stability while requiring only a small ceramic capacitor of  $1 \mu F$  at the output.

The tracking region starts already at input voltages of 2.75 V (extended operating range). This makes the TLS805B1 also suitable to supply automotive systems that need to operate during cranking condition.

Internal protection features like output current limitation and overtemperature shutdown are implemented to protect the device against immediate damage due to failures like output short circuit to GND, over-current and over-temperature.

The device can be switched on and off by the Enable feature. When the device is switched off, the current consumption is typically less than  $1 \mu A$ .

#### **Choosing External Components**

An input capacitor  $C_1$  is recommended to compensate line influences. The output capacitor  $C_Q$  is necessary for the stability of the regulating circuit. Stability is guaranteed at values  $C_Q \ge 1 \ \mu\text{F}$  and an ESR  $\le 100 \ \Omega$  within the whole operating range.



## **Block Diagram**

# 2 Block Diagram



#### Figure 3 Block Diagram TLS805B1



**Pin Configuration** 

# 3 Pin Configuration

## 3.1 Pin Assignment in PG-DSO-8 Package



## 3.2 Pin Definitions and Functions in PG-DSO-8 Package

Pin	Symbol	Function
1	1	<b>Input</b> It is recommended to place a small ceramic capacitor (e.g. 100 nF) to GND, close to the IC terminals, in order to compensate line influences.
2	N.C.	Not connected
3	EN	<b>Enable</b> Integrated pull-down resistor. Enable the IC with high level input signal. Disable the IC with low level input signal.
4	GND	Ground
5	N.C.	Not connected
6	N.C.	Not connected
7	ADJ	<b>Voltage Adjustment</b> Connect an external voltage divider to determine the output voltage.
8	Q	<b>Output</b> Connect an output capacitor C <sub>Q</sub> to GND close to the IC's terminals, respecting the values specified for its capacitance and ESR in <b>Table 2 "Functional Range" on Page 9</b> .



## Pin Configuration

## 3.3 Pin Assignment in PG-TSON-10 Package



Figure 5 Pin Configuration TLS805B1 in PG-TSON-10 package

## 3.4 Pin Definitions and Functions in PG-TSON-10 Package

Pin	Symbol	Function
1	I	<b>Input</b> It is recommended to place a small ceramic capacitor (e.g. 100 nF) to GND, close to the IC terminals, in order to compensate line influences.
2	N.C.	Not connected
3	EN	<b>Enable</b> Integrated pull-down resistor. Enable the IC with high level input signal. Disable the IC with low level input signal.
4	N.C.	Not connected
5	GND	Ground
6	N.C.	Not connected
7	N.C.	Not connected
8	ADJ	<b>Voltage Adjustment</b> Connect an external voltage devider to determine the output voltage. The pin is left not connected for fixed output voltage version.
9	Q	<b>Output</b> Connect an output capacitor C <sub>Q</sub> to GND close to the IC's terminals, respecting the values specified for its capacitance and ESR in <b>Table 2 "Functional Range" on Page 9</b> .



## **Pin Configuration**

Pin	Symbol	Function
10	N.C.	Not connected
Pad	-	Exposed Pad
		Connect to heatsink area.
		Connect to GND.



#### **General Product Characteristics**

## 4 General Product Characteristics

### 4.1 Absolute Maximum Ratings

#### Table 1 Absolute Maximum Ratings<sup>1)</sup>

 $T_i$  = -40 °C to +150 °C; all voltages with respect to ground (unless otherwise specified)

Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Voltage Input I, Enable EN	W			<b>I</b>			
Voltage	$V_{\rm I}, V_{\rm EN}$	-0.3	-	45	V	-	P_4.1.1
Voltage Output Q	L.		L.	·			
Voltage	V <sub>Q</sub>	-0.3	-	45	V	-	P_4.1.2
Voltage Adjustment ADJ	L.		L.	·			
Voltage	V <sub>ADJ</sub>	-0.3	-	7	V	-	P_4.1.3
Temperatures	<u>и</u>	-	I	I			1
Junction Temperature	Tj	-40	-	150	°C	-	P_4.1.4
Storage Temperature	T <sub>stg</sub>	-55	-	150	°C	-	P_4.1.5
ESD Absorption			I	I			1
ESD Susceptibility to GND	V <sub>ESD,HBM</sub>	-2	-	2	kV	HBM <sup>2)</sup>	P_4.1.6
ESD Susceptibility to GND	V <sub>ESD,CDM</sub>	-750	-	750	V	CDM <sup>3)</sup> at all pins	P_4.1.7

1) Not subject to production testing, specified by design.

2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 kΩ, 100 pF)

3) ESD susceptibility, Charged Device Model "CDM" according JEDEC JESD22-C101

#### Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



#### **General Product Characteristics**

## 4.2 Functional Range

#### Table 2Functional Range

Parameter	Symbol		Values	5	Unit	Note or	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>		
Input Voltage Range	VI	$V_{\rm Q,nom} + V_{\rm dr}$	-	42	V	_1)	P_4.2.1	
Extended Input Voltage Range	V <sub>I,ext</sub>	2.75	-	42	V	_2)	P_4.2.2	
Output Capacitor	C <sub>Q</sub>	1	-	_	μF	_3)4)	P_4.2.3	
Output Capacitor's ESR	ESR(C <sub>Q</sub> )	-	-	100	Ω	_4)	P_4.2.4	
Junction temperature	Tj	-40	-	150	°C	-	P_4.2.5	

1) Output current is limited internally and depends on the input voltage, see Electrical Characteristics for more details.

2) When  $V_1$  is between  $V_{1,\text{ext.min}}$  and  $V_{Q,\text{nom}} + V_{dr}$ ,  $V_Q = V_1 - V_{dr}$ . When  $V_1$  is below  $V_{1,\text{ext.min}}$ ,  $V_Q$  can drop down to 0 V.

3) The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%.

4) Not subject to production testing, specified by design.

*Note:* Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.



#### **General Product Characteristics**

#### 4.3 Thermal Resistance

*Note:* This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Parameter	Symbol		Value	s	Unit	Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Package Version PG-DSO	-8	1	1		1	1	<u> </u>
Junction to Case <sup>1)</sup>	R <sub>thJC</sub>	-	40	_	K/W	-	P_4.3.1
Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	-	114	_	K/W	2s2p board <sup>2)</sup>	P_4.3.2
Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	-	172	-	K/W	1s0p board, footprint only <sup>3)</sup>	P_4.3.3
Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	-	139	-	K/W	1s0p board, 300 mm <sup>2</sup> heatsink area on PCB <sup>3)</sup>	P_4.3.4
Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	-	133	-	K/W	1s0p board, 600 mm <sup>2</sup> heatsink area on PCB <sup>3)</sup>	P_4.3.5

#### Table 3 Thermal Resistance TLS805B1 in PG-DSO-8 Package

1) Not subject to production test, specified by design

 Specified R<sub>thJA</sub> value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm<sup>3</sup> board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

3) Specified  $R_{thJA}$  value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm<sup>3</sup> board with 1 copper layer (1 x 70µm Cu).

#### Table 4 Thermal Resistance TLS805B1 in PG-TSON-10 Package

					-	1	
Parameter	Symbol		Value	S	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Package Version PG-DSO	)-8				-		- <u>!</u>
Junction to Case <sup>1)</sup>	R <sub>thJC</sub>	-	13	-	K/W	-	P_4.3.6
Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	-	60	_	K/W	2s2p board <sup>2)</sup>	P_4.3.7
Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	-	188	-	K/W	1s0p board, footprint only <sup>3)</sup>	P_4.3.8
Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	-	77	-	K/W	1s0p board, 300 mm <sup>2</sup> heatsink area on PCB <sup>3)</sup>	P_4.3.9
Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	-	65	-	K/W	1s0p board, 600 mm <sup>2</sup> heatsink area on PCB <sup>3)</sup>	P_4.3.10

1) Not subject to production test, specified by design

 Specified R<sub>thJA</sub> value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm<sup>3</sup> board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

3) Specified  $R_{thJA}$  value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm<sup>3</sup> board with 1 copper layer (1 x 70µm Cu).



## 5 Block Description and Electrical Characteristics

## 5.1 Voltage Regulation

The output voltage  $V_Q$  is divided by a resistor network. This fractional voltage is compared to an internal voltage reference and the pass transistor is driven accordingly.

The control loop stability depends on the output capacitor  $C_Q$ , the load current, the chip temperature and the internal circuit structure. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in **"Functional Range" on Page 9** have to be maintained. For details see the typical performance graph **Output Capacitor Series Resistor ESR(C\_Q) versus Output Current I\_Q**. Since the output capacitor is used to buffer load steps, it should be sized according to the application's needs.

An input capacitor  $C_1$  is not required for stability, but is recommended to compensate line fluctuations. An additional reverse polarity protection diode and a combination of several capacitors for filtering should be used, in case the input is connected directly to the battery line. Connect the capacitors close to the regulator terminals.

In order to prevent overshoots during start-up, a smooth ramping up function is implemented. This ensures almost no overshoots during start-up, mostly independent from load and output capacitance.

Whenever the load current exceeds the specified limit, e.g. in case of a short circuit, the output current is limited and the output voltage decreases.

The overtemperature shutdown circuit prevents the IC from immediate destruction under fault conditions (e.g. output continuously short-circuit) by switching off the power stage. After the chip has cooled down, the regulator restarts. This oscillatory thermal behaviour causes the junction temperature to exceed the maximum rating of 150°C and can significantly reduce the IC's lifetime.



Figure 6 Block Diagram Voltage Regulation



#### Table 5 Electrical Characteristics

 $T_j$  = -40 °C to +150 °C,  $V_1$  = 13.5 V, all voltages with respect to ground (unless otherwise specified). Typical values are given at  $T_j$  = 25 °C,  $V_1$  = 13.5 V.

Parameter	Symbol		Value	s	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Output Voltage Precision <sup>1)</sup>	ΔV <sub>Q</sub>	-2	-	2	%	50 μA ≤ $I_Q$ ≤ 50 mA, $V_Q$ + $V_{dr}$ ≤ $V_1$ ≤ 28 V, $V_1$ ≥ 3 V, $R_2$ ≤ 250 kΩ	P_5.1.1
Output Voltage Precision	ΔV <sub>Q</sub>	-2	-	2	%	50 μA ≤ $I_Q$ ≤ 25 mA, $V_Q$ + $V_{dr}$ ≤ $V_1$ ≤ 42 V, $V_1$ ≥ 3 V, $R_2$ ≤ 250 kΩ	P_5.1.2
Output Current Limitation	I <sub>Q,lim</sub>	51	85	120	mA	$0 V \le V_Q \le V_{Q,nom} - 0.1 V$	P_5.1.3
Line Regulation steady-state	$\Delta V_{Q,line}$	-	1	20	mV	$I_{\rm Q} = 1 \text{ mA}, 6 \text{ V} \le V_{\rm I} \le 32 \text{ V}$	P_5.1.4
Load Regulation steady-state	$\Delta V_{Q,load}$	-20	-1	-	mV	$V_1 = 6 V,$ 50 µA ≤ $I_Q \le 50 mA$	P_5.1.5
Dropout Voltage <sup>2)</sup> $V_{dr} = V_1 - V_Q$	V <sub>dr</sub>	-	100	300	mV	$I_{\rm Q} = 50 \text{ mA}, V_{\rm I} = 5.4 \text{ V}$	P_5.1.6
Reference voltage	V <sub>ref</sub>	1.17	1.2	1.23	V	-	P_5.1.7
Output Voltage Adjustable Range	V <sub>Q,Range</sub>	1.2	-	V <sub>I</sub> - V <sub>dr</sub>	V	V <sub>1</sub> < 42 V	P_5.1.8
Ripple Rejection <sup>3)</sup>	PSRR	-	60	-	dB	$I_{\rm Q} = 50 \text{ mA}, V_{\rm Q} = 1.2 \text{ V},$ $f_{\rm ripple} = 100 \text{ Hz},$ $V_{\rm ripple} = 0.5 V_{\rm p-p}$	P_5.1.9
Overtemperature Shutdown Threshold <sup>3)</sup>	T <sub>j,sd</sub>	151	175	-	°C	<i>T<sub>j</sub></i> increasing	P_5.1.10
Overtemperature Shutdown Threshold Hysteresis <sup>3)</sup>	T <sub>j,sdh</sub>	-	10	-	К	<i>T<sub>j</sub></i> decreasing	P_5.1.11

1) Referring to the device tolerance only, the tolerance of the resistor divider can cause additional deviation. Parameter is tested with the ADJ pin directly connected to the output pin Q.

2) Measured when the output voltage  $V_Q$  has dropped 100 mV from the nominal value obtained at  $V_I = 13.5V$ 

3) Not subject to production test, specified by design



## 5.2 Typical Performance Characteristics Voltage Regulation

#### **Typical Performance Characteristics**

Output Voltage  $V_Q$  versus Junction Temperature  $T_i$ 



**Dropout Voltage**  $V_{dr}$  versus Junction Temperature  $T_j$ 



#### Output Current /<sub>Q</sub> versus Input Voltage V<sub>I</sub>



**Dropout Voltage**  $V_{dr}$  versus **Output Current**  $I_Q$ 



Data Sheet



#### **Block Description and Electrical Characteristics**



Load Regulation  $\Delta V_{Q,load}$  versus Output Current  $I_Q$ 

**Output Voltage** V<sub>Q</sub> versus Input Voltage V<sub>1</sub>



#### Line Regulation $\Delta V_{\mathbf{Q},\text{line}}$ versus Input Voltage $V_{\mathbf{I}}$



Power Supply Ripple Rejection PSRR versus Ripple Frequency  $f_r$ 





## **Block Description and Electrical Characteristics**

Output Capacitor Series Resistor  $\textit{ESR}(C_{Q})$  versus Output Current  $\textit{I}_{Q}$ 





## Block Description and Electrical Characteristics

## 5.3 Current Consumption

#### Table 6 Electrical Characteristics Current Consumption

$T_{\rm j}$ = -40 °C to +150 °C, $V_{\rm l}$ = 13.5 V (unless otherwise specified	).
---	----

Parameter	Symbol	Values			Unit	<b>Note or Test Condition</b>	Number
		Min.	Тур.	Max.			
Current Consumption $I_q = I_1$	/ <sub>q,off</sub>	-	-	1	μA	$V_{\rm EN} \le 0.4  {\rm V},  T_{\rm j} < 105  {\rm ^{\circ}C}$	P_5.3.1
Current Consumption $I_q = I_1 - I_Q$	/ <sub>q</sub>	-	5	7.5	μA	/ <sub>Q</sub> = 50 μA, 7 <sub>j</sub> = 25 °C	P_5.3.2
Current Consumption $I_q = I_1 - I_Q$	/ <sub>q</sub>	-	6	10	μA	/ <sub>Q</sub> = 50 μA, 7 <sub>j</sub> < 105 °C	P_5.3.3
Current Consumption $I_q = I_1 - I_Q$	/ <sub>q</sub>	-	6.5	11	μA	/ <sub>Q</sub> = 50 μA, 7 <sub>j</sub> < 125 °C	P_5.3.4
Current Consumption $I_q = I_1 - I_Q$	/ <sub>q</sub>	-	6.5	11	μA	/ <sub>Q</sub> = 50 mA, <i>T<sub>j</sub></i> < 125 °C	P_5.3.5



## 5.4 Typical Performance Characteristics Current Consumption

#### **Typical Performance Characteristics**

Current Consumption /<sub>q</sub> versus Output Current /<sub>o</sub>



Current Consumption  $I_q$  versus Junction Temperature  $T_i$ 



#### Current Consumption /<sub>q</sub> versus Input Voltage V<sub>1</sub>



Current Consumption in OFF mode  $I_{q,off}$  versus Junction Temperature  $T_i$ 



Data Sheet



### 5.5 Enable

The device can be switched on and off by the Enable feature. Connect a HIGH level as specified below (e.g. the battery voltage) to pin EN to enable the device; connect a LOW level as specified below (e.g. GND) to switch it off. The Enable function has a build-in hysteresis to avoid toggling between ON/OFF state, if signals with slow slopes are appiled to the EN input.

#### Table 7 Electrical Characteristics Enable

 $T_j$  = -40 °C to +150 °C,  $V_l$  = 13.5 V, all voltages with respect to ground (unless otherwise specified). Typical values are given at  $T_i$  = 25 °C,  $V_l$  = 13.5 V.

Parameter	Symbol	Symbol Values			Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Enable High Level Input Voltage	V <sub>EN,H</sub>	2	-	-	V	V <sub>Q</sub> settled	P_5.5.1
Enable Low Level Input Voltage	V <sub>EN,L</sub>	-	-	0.8	V	$V_{\rm Q} \leq 0.1  \rm V$	P_5.5.2
Enable High Level Input Current	I <sub>EN,H</sub>	-	-	4	μA	V <sub>EN</sub> = 5 V	P_5.5.3
Enable Internal Pull-down Resistor	R <sub>EN</sub>	1.25	2	3.5	MΩ	-	P_5.5.4



## 5.6 Typical Performance Characteristics Enable

**Typical Performance Characteristics** 

Enable Input Current  $I_{\rm EN}$  versus Enable Input Voltage  $V_{\rm EN}$ 





#### **Application Information**

## 6 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

## 6.1 Application Diagram



Figure 7 Application Diagram

## 6.2 Selection of External Components

### 6.2.1 Input Pin

The typical input circuitry for a linear voltage regulator is shown in the application diagram above.

A ceramic capacitor at the input, in the range of 100 nF to 470 nF, is recommended to filter out the high frequency disturbances imposed by the line e.g. ISO pulses 3a/b. This capacitor must be placed very close to the input pin of the linear voltage regulator on the PCB.

An aluminum electrolytic capacitor in the range of  $10 \,\mu\text{F}$  to  $470 \,\mu\text{F}$  is recommended as an input buffer to smooth out high energy pulses, such as ISO pulse 2a. This capacitor should be placed close to the input pin of the linear voltage regulator on the PCB.

An overvoltage suppressor diode can be used to further suppress any high voltage beyond the maximum rating of the linear voltage regulator and protect the device against any damage due to over-voltage.

The external components at the input are not mandatory for the operation of the voltage regulator, but they are recommended in case of possible external disturbances.



#### **Application Information**

## 6.2.2 Output Pin

An output capacitor is mandatory for the stability of linear voltage regulators.

The requirement to the output capacitor is given in **"Functional Range" on Page 9**. The graph **"Output Capacitor Series Resistor ESR(C**<sub>Q</sub>) **versus Output Current I**<sub>Q</sub>**" on Page 15** shows the stable operation range of the device.

TLS805B1 is designed to be stable with extremely low ESR capacitors. According to the automotive environment, ceramic capacitors with X5R or X7R dielectrics are recommended.

The output capacitor should be placed as close as possible to the regulator's output and GND pins and on the same side of the PCB as the regulator itself.

In case of rapid transients of input voltage or load current, the capacitance should be dimensioned in accordance and verified in the real application that the output stability requirements are fulfilled.

## 6.3 Output Voltage Adjust

The output voltage of TLS805B1SJ/LDV can be adjusted between 1.2 V and  $V_1 - V_{dr}$  by an external resistor divider, connected to the adjust pin ADJ, as shown in **Figure 7**.

The pin ADJ is connected to the error amplifier comparing the voltage at this pin with the internal reference voltage of typically 1.2 V.

The output voltage can be easily calculated, neglecting the current flowing into the ADJ pin:

$$V_Q = \frac{R_1 + R_2}{R_2} \times V_{ref}$$
(6.1)

with

- V<sub>ref</sub>: internal reference voltage, typically 1.2V
- R<sub>1</sub>: resistor between regulator output Q and adjust pin ADJ
- R<sub>2</sub>: resistor between adjust pin ADJ and GND

The bigger the resistors  $R_1$  and  $R_2$ , the less the current flowing through the resistor divider. However, using too big resistors makes the current flowing into the ADJ pin non-negligible. In oder to neglect the current flowing into the ADJ pin, the values of  $R_1$  and  $R_2$  should be selected fulfilling the criteria  $R_2 \le 250$  k $\Omega$ .

To set the output voltage to 1.2 V, the adjust pin ADJ should be directly connected to the output pin Q.

Take into consideration that an additional error to the output voltage tolerance may be introduced by the accuracy of the resistors  $R_1$  and  $R_2$ .

## 6.4 Thermal Considerations

Knowing the input voltage, the output voltage and the load profile of the application, the total power dissipation can be calculated:

$$P_{\rm D} = (V_{\rm I} - V_{\rm Q}) \times I_{\rm Q} + V_{\rm I} \times I_{\rm q}$$
(6.2)

with

- *P*<sub>D</sub>: continuous power dissipation
- V<sub>I</sub>: input voltage
- V<sub>Q</sub>: output voltage



(6.3)

## Application Information

- I<sub>Q</sub>: output current
- *I*<sub>q</sub>: quiescent current

The maximum acceptable thermal resistance  $R_{\rm thJA}$  can then be calculated:

$$R_{thJA, max} = \frac{T_{j, max} - T_a}{P_D}$$

with

- *T*<sub>j,max</sub>: maximum allowed junction temperature
- T<sub>a</sub>: ambient temperature

Based on the above calculation the proper PCB type and the necessary heat sink area can be determined with reference to the specification in **"Thermal Resistance" on Page 10**.

## Example

Application conditions:  $V_1 = 13.5 V$   $V_Q = 5 V$   $I_Q = 35 \text{ mA}$   $T_a = 105 °C$ Calculation of  $R_{thJA,max}$ :  $P_D = (V_1 - V_Q) \times I_Q + V_1 \times I_q$   $= (13.5V - 5V) \times 35 \text{ mA} + 13.5 V \times 0.0115 \text{ mA}$  = 0.2975 W  $R_{thJA,max} = (T_{j,max} - T_a) / P_D$  = (150 °C - 105 °C) / 0.2975 W= 151.2 K/W

As a result, the PCB design must ensure a thermal resistance  $R_{thJA}$  lower than 151.2 K/W. According to **"Thermal Resistance" on Page 10**, for both TLS805B1SJV and TLS805B1LDV at least 300 mm<sup>2</sup> heatsink area is needed on the FR4 1s0p PCB, or the FR4 2s2p board can be used.

## 6.5 Reverse Polarity Protection

TLS805B1 is not self protected against reverse polarity faults. To protect the device against negative supply voltage, an external reverse polarity diode is needed, as shown in **Figure 7**. The absolute maximum ratings of the device as specified in **"Absolute Maximum Ratings" on Page 8** must be kept.

## 6.6 Further Application Information

For further information you may contact http://www.infineon.com/



#### **Package Outlines**

## 7 Package Outlines



Figure 8 PG-DSO-8







# Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.

Dimensions in mm



**Revision History** 

# 8 Revision History

Revision	Date	Changes
1.2	2016-01-11	New variant TLS805B1LDV in PG-TSON-10 package added.
1.1	2015-11-02	<ul> <li>Functional range of the Enable input voltage defined.</li> <li>Document style updated.</li> <li>Typical performance graph Load Regulation updated.</li> <li>Editorial changes.</li> </ul>
1.0	2015-02-05	Datasheet - Initial Version

#### **Trademarks of Infineon Technologies AG**

AURIX<sup>™</sup>, C166<sup>™</sup>, CanPAK<sup>™</sup>, CIPOS<sup>™</sup>, CIPURSE<sup>™</sup>, CoolMOS<sup>™</sup>, CoolSET<sup>™</sup>, CORECONTROL<sup>™</sup>, CROSSAVE<sup>™</sup>, DAVE<sup>™</sup>, DI-POL<sup>™</sup>, EasyPIM<sup>™</sup>, EconoBRIDGE<sup>™</sup>, EconoDUAL<sup>™</sup>, EconoPIM<sup>™</sup>, EconoPACK<sup>™</sup>, EiceDRIVER<sup>™</sup>, eupec<sup>™</sup>, FCOS<sup>™</sup>, HITFET<sup>™</sup>, HybridPACK<sup>™</sup>, I<sup>2</sup>RF<sup>™</sup>, ISOFACE<sup>™</sup>, ISOPACK<sup>™</sup>, LITIX<sup>™</sup>, MIPAQ<sup>™</sup>, ModSTACK<sup>™</sup>, my-d<sup>™</sup>, NovalithIC<sup>™</sup>, OptiMOS<sup>™</sup>, ORIGA<sup>™</sup>, POWERCODE<sup>™</sup>, PRIMARION<sup>™</sup>, PrimePACK<sup>™</sup>, PrimeSTACK<sup>™</sup>, PRO-SIL<sup>™</sup>, ReverSave<sup>™</sup>, SatRIC<sup>™</sup>, SIEGET<sup>™</sup>, SINDRION<sup>™</sup>, SIPMOS<sup>™</sup>, SmartLEWIS<sup>™</sup>, SPOC<sup>™</sup>, SOLID FLASH<sup>™</sup>, TEMPFET<sup>™</sup>, thinQ!<sup>™</sup>, TRENCHSTOP<sup>™</sup>, TriCore<sup>™</sup>.

#### **Other Trademarks**

Advance Design System<sup>™</sup> (ADS) of Agilent Technologies, AMBA<sup>™</sup>, ARM<sup>™</sup>, MULTI-ICE<sup>™</sup>, KEIL<sup>™</sup>, PRIMECELL<sup>™</sup>, REALVIEW<sup>™</sup>, THUMB<sup>™</sup>, µVision<sup>™</sup> of ARM Limited, UK. AUTOSAR<sup>™</sup> is licensed by AUTOSAR development partnership. Bluetooth<sup>™</sup> of Bluetooth SIG Inc. CAT-iq<sup>™</sup> of DECT Forum. COLOSSUS<sup>™</sup>, FirstGPS<sup>™</sup> of Trimble Navigation Ltd. EMV<sup>™</sup> of EMVCo, LLC (Visa Holdings Inc.). EPCOS<sup>™</sup> of Epcos AG. FLEXGO<sup>™</sup> of Microsoft Corporation. FlexRay<sup>™</sup> is licensed by FlexRay Consortium. HYPERTERMINAL<sup>™</sup> of Hilgraeve Incorporated. IEC<sup>™</sup> of Commission Electrotechnique Internationale. IrDA<sup>™</sup> of Infrared Data Association Corporation. ISO<sup>™</sup> of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB<sup>™</sup> of MathWorks, Inc. MAXIM<sup>™</sup> of Maxim Integrated Products, Inc. MICROTEC<sup>™</sup>, NUCLEUS<sup>™</sup> of Mentor Graphics Corporation. PINIPI<sup>™</sup> of MIPI Alliance, Inc. MIPS<sup>™</sup> of MIPS Technologies, Inc., USA. muRata<sup>™</sup> of MURATA MANUFACTURING CO., MICROWAVE OFFICE<sup>™</sup> (MWO) of Applied Wave Research Inc., OmniVision<sup>™</sup> of OmniVision Technologies, Inc. Openwave Systems Inc. RED HAT<sup>™</sup> Red Hat, Inc. RFMD<sup>™</sup> RF Micro Devices, Inc. SIRIUS<sup>™</sup> of Taiyo Yuden Co. TEAKLITE<sup>™</sup> of CEVA, Inc. TEKTRONIX<sup>™</sup> of Tektronix Inc. TOKO<sup>™</sup> of TOKO KABUSHIKI KAISHA TA. UNIX<sup>™</sup> of X/Open Company Limited. VERILOG<sup>™</sup>, PALLADIUM<sup>™</sup> of Cadence Design Systems, Inc. VLYNQ<sup>™</sup> of Texas Instruments Incorporated. VXWORKS<sup>™</sup>, WIND RIVER<sup>™</sup> of WIND RIVER SYSTEMS, INC. ZETEX<sup>™</sup> of Diodes Zetex Limited. Last Trademarks Update 2011-11-11

#### www.infineon.com

Edition 2016-01-11 Published by Infineon Technologies AG 81726 Munich, Germany

© 2016 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of noninfringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.