# Si8660/61/62/63



# LOW POWER SIX-CHANNEL DIGITAL ISOLATOR

Selectable fail-safe mode

(ordering option)

Precise timing (typical)

• Default high or low output

10 ns propagation delay1.5 ns pulse width distortion

• 0.5 ns channel-channel skew

• 2 ns propagation delay skew

• 5 ns minimum pulse width

Transient Immunity 50 kV/µs

#### Features

- High-speed operationDC to 150 Mbps
- No start-up initialization required
- Wide Operating Supply Voltage
  - 2.5–5.5 V
- Up to 5000 V<sub>RMS</sub> isolation
- 60-year life at rated working voltage
- High electromagnetic immunity
- Ultra low power (typical)
   5 V Operation
  - 1.6 mA per channel at 1 Mbps
  - 5.5 mA per channel at 100 Mbps
  - 2.5 V Operation
  - 1.5 mA per channel at 1 Mbps
  - 3.5 mA per channel at 100 Mbps
- Schmitt trigger inputs

#### Applications

- Industrial automation systems
- Medical electronics
- Hybrid electric vehicles
- Isolated switch mode supplies

#### Safety Regulatory Approvals

- UL 1577 recognized
  - Up to 5000 V<sub>RMS</sub> for 1 minute CSA component notice 5A approval
- VDE certification conformity
   IEC 60747-5-2

Communication systems

- (VDE0884 Part 2) • EN60950-1
- IEC 60950-1, 61010-1, 60601-1 (reinforced insulation)
- (reinforced insulation) CQC certification approval
- GB4943.1

# Description

Silicon Lab's family of ultra-low-power digital isolators are CMOS devices offering substantial data rate, propagation delay, power, size, reliability, and external BOM advantages over legacy isolation technologies. The operating parameters of these products remain stable across wide temperature ranges and throughout device service life for ease of design and highly uniform performance. All device versions have Schmitt trigger inputs for high noise immunity and only require VDD bypass capacitors.

Data rates up to 150 Mbps are supported, and all devices achieve propagation delays of less than 10 ns. Ordering options include a choice of isolation ratings (2.5, 3.75 and 5 kV) and a selectable fail-safe operating mode to control the default output state during power loss. All products >1 kV<sub>RMS</sub> are safety certified by UL, CSA, VDE, and CQC, and products in wide-body packages support reinforced insulation withstanding up to 5 kV<sub>RMS</sub>.

Rev. 1.6 6/15

Copyright © 2015 by Silicon Laboratories

SILIFOR LINES SIBOOX SIBOOX SILIFOR LINES SILIFORALINA SILIFOR LINES SIL

#### Ordering Information: See page 30.

#### Wide temperature range • -40 to 125 °C PoHS compliant package

RoHS-compliant packages

AEC-Q100 gualification

SOIC-16 wide body

Isolated ADC, DAC

Motor control

Power inverters

SOIC-16 narrow body



# TABLE OF CONTENTS

# Section

# <u>Page</u>

1. Electrical Specifications	4
2. Functional Description	.22
2.1. Theory of Operation	
2.2. Eye Diagram	
3. Device Operation	
3.1. Device Startup	.25
3.2. Undervoltage Lockout	.25
3.3. Layout Recommendations	.26
3.4. Fail-Safe Operating Mode	
3.5. Typical Performance Characteristics	
4. Pin Descriptions	.29
5. Ordering Guide	
6. Package Outline: 16-Pin Wide Body SOIC	
7. Land Pattern: 16-Pin Wide-Body SOIC	
8. Package Outline: 16-Pin Narrow Body SOIC	
9. Land Pattern: 16-Pin Narrow Body SOIC	
10. Top Markings	
10.1. Si866x Top Marking (16-Pin Wide Body SOIC)	
10.2. Top Marking Explanation (16-Pin Wide Body SOIC)	
10.3. Si866x Top Marking (16-Pin Narrow Body SOIC)	.38
10.4. Top Marking Explanation (16-Pin Narrow Body SOIC)	.38
Document Change List	
Contact Information	



## **1. Electrical Specifications**

### **Table 1. Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit			
Ambient Operating Temperature*	T <sub>A</sub>	-40	25	125	°C			
Supply Voltage	V <sub>DD1</sub>	2.5	—	5.5	V			
	V <sub>DD2</sub>	2.5	—	5.5	V			
VDD2       2.5        5.5       V         *Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage.       and supply voltage.								

### **Table 2. Electrical Characteristics**

 $(V_{DD1} = 5 \text{ V} \pm 10\%, V_{DD2} = 5 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Undervoltage Threshold	VDDUV+	$V_{DD1}, V_{DD2}$ rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	$V_{DD1}, V_{DD2}$ falling	1.88	2.16	2.325	V
VDD Undervoltage Hysteresis	VDD <sub>HYS</sub>		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT–	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V <sub>HYS</sub>		0.38	0.44	0.50	V
High Level Input Voltage	V <sub>IH</sub>		2.0	_	—	V
Low Level Input Voltage	V <sub>IL</sub>		—		0.8	V
High Level Output Volt- age	V <sub>OH</sub>	loh = –4 mA	V <sub>DD1</sub> ,V <sub>DD2</sub> – 0.4	4.8	—	V
Low Level Output Volt- age	V <sub>OL</sub>	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	١L		—		±10	μA
Output Impedance <sup>1</sup>	Z <sub>O</sub>		—	50	—	Ω

#### Notes:

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



#### **Table 2. Electrical Characteristics (Continued)**

 $(V_{DD1} = 5 \text{ V} \pm 10\%, V_{DD2} = 5 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
	DC S	Supply Current (All inputs 0	V or at Supply)	I		1
Si8660Bx, Ex						
V <sub>DD1</sub>		$V_{I} = 0(Bx), 1(Ex)$	—	1.2	1.9	
V <sub>DD2</sub>		$V_{I} = 0(Bx), 1(Ex)$	—	3.5	5.3	mA
V <sub>DD1</sub>		$V_{I} = 1(Bx), 0(Ex)$	—	8.8	12.3	
V <sub>DD2</sub>		$V_{I} = 1(Bx), 0(Ex)$	—	3.7	5.6	
Si8661Bx, Ex						
V <sub>DD1</sub>		$V_{I} = 0(Bx), 1(Ex)$	—	1.7	2.7	
V <sub>DD2</sub>		$V_{I} = 0(Bx), 1(Ex)$	—	3.4	5.1	mA
V <sub>DD1</sub>		$V_{I} = 1(Bx), 0(Ex)$	—	7.9	11.1	
V <sub>DD2</sub>		$V_{I} = 1(Bx), 0(Ex)$	—	4.8	7.2	
Si8662Bx, Ex						
V <sub>DD1</sub>		$V_{I} = 0(Bx), 1(Ex)$	—	2.2	3.3	
V <sub>DD2</sub>		$V_{I} = 0(Bx), 1(Ex)$	—	3.0	4.5	mA
V <sub>DD1</sub>		$V_{I} = 1(Bx), 0(Ex)$	—	7.5	10.5	
V <sub>DD2</sub>		$V_{I} = 1(Bx), 0(Ex)$	—	5.6	8.4	
Si8663Bx, Ex						
V <sub>DD1</sub>		$V_{I} = 0(Bx), 1(Ex)$	—	2.6	3.9	
V <sub>DD2</sub>		$V_{I} = 0(Bx), 1(Ex)$	—	2.6	3.9	mA
V <sub>DD1</sub>		$V_{I} = 1(Bx), 0(Ex)$	—	6.5	9.1	
V <sub>DD2</sub>		$V_{I} = 1(Bx), 0(Ex)$	—	6.5	9.1	
1 Mbps Sup	oply Curren	<b>t</b> (All inputs = 500 kHz squar	e wave, CI = 15 p	F on all out	puts)	
Si8660Bx, Ex						
V <sub>DD1</sub>			—	5.0	7.0	mA
V <sub>DD2</sub>			—	4.2	5.9	
Si8661Bx, Ex						
V <sub>DD1</sub>			—	4.9	6.9	mA
V <sub>DD2</sub>			—	4.6	6.4	
Si8662Bx, Ex						
V <sub>DD1</sub>			_	5.1	7.1	mA
V <sub>DD2</sub>			—	4.7	6.6	
Si8663Bx, Ex						
V <sub>DD1</sub>				4.9	6.8	mA
V <sub>DD2</sub>			—	4.9	6.8	
Notes:				ļ	ļ	

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



### **Table 2. Electrical Characteristics (Continued)**

 $(V_{DD1} = 5 \text{ V} \pm 10\%, V_{DD2} = 5 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit				
10 Mbps St	<b>10 Mbps Supply Current</b> (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)									
Si8660Bx, Ex										
V <sub>DD1</sub>			—	5.0	7.0	mA				
V <sub>DD2</sub>			—	5.9	8.3					
Si8661Bx, Ex										
V <sub>DD1</sub>			—	5.2	7.3	mA				
V <sub>DD2</sub>			—	6.1	8.5					
Si8662Bx, Ex										
V <sub>DD1</sub>			—	5.6	7.9	mA				
V <sub>DD2</sub>			—	5.9	8.2					
Si8663Bx, Ex										
V <sub>DD1</sub>			—	5.7	8.0	mA				
V <sub>DD2</sub>			—	5.7	8.0					
100 Mbps Si	upply Curre	ent (All inputs = 50 MHz squa	re wave, CI = 15 p	oF on all ou	tputs)					
Si8660Bx, Ex										
V <sub>DD1</sub>			—	5.0	7.0	mA				
V <sub>DD2</sub>			—	26.2	34.1					
Si8661Bx, Ex										
V <sub>DD1</sub>			—	8.8	11.8	mA				
V <sub>DD2</sub>				23	29.8					
Si8662Bx, Ex										
V <sub>DD1</sub>			—	12.8	16.6	mA				
V <sub>DD2</sub>				19.4	25.2					
Si8663Bx, Ex										
V <sub>DD1</sub>			—	16.4	21.3	mA				
V <sub>DD2</sub>			—	16.4	21.3					
Notes:		on isolator driver channel is one		00/ which is						

1. The nominal output impedance of an isolator driver channel is approximately 50  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



#### Table 2. Electrical Characteristics (Continued)

 $(V_{DD1} = 5 \text{ V} \pm 10\%, V_{DD2} = 5 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		Timing Characterist	ics			
Si866xBx, Ex						
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width				—	5.0	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 1	5.0	8.0	13	ns
Pulse Width Distortion  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 1	_	0.2	4.5	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		—	2.0	4.5	ns
Channel-Channel Skew	t <sub>PSK</sub>		_	0.4	2.5	ns
All Models	I I			1		
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 15 pF (See Figure 1)	_	2.5	4.0	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 15 pF (See Figure 1)	_	2.5	4.0	ns
Peak Eye Diagram Jitter	t <sub>JIT(PK)</sub>	See Figure 7		350		ps
Common Mode Transient Immunity	CMTI	V <sub>I</sub> = V <sub>DD</sub> or 0 V V <sub>CM</sub> = 1500 V (See Figure 2)	35	50		kV/µs
Startup Time <sup>3</sup>	t <sub>SU</sub>		—	15	40	μs

Notes:

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



Figure 1. Propagation Delay Timing





Figure 2. Common Mode Transient Immunity Test Circuit



#### **Table 3. Electrical Characteristics**

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Undervoltage Threshold	VDDUV+	$V_{DD1}$ , $V_{DD2}$ rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	V <sub>DD1</sub> , V <sub>DD2</sub> falling	1.88	2.16	2.325	V
VDD Undervoltage Hysteresis	VDD <sub>HYS</sub>		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT–	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V <sub>HYS</sub>		0.38	0.44	0.50	V
High Level Input Voltage	V <sub>IH</sub>		2.0	_	—	V
Low Level Input Voltage	V <sub>IL</sub>		—	—	0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	3.1	—	V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	١L		—	—	±10	μA
Output Impedance <sup>1</sup>	Z <sub>O</sub>		—	50	—	Ω

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Notes:

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



### **Table 3. Electrical Characteristics (Continued)**

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

		Min	Тур	Max	Unit
DC Supply	Current (All inputs 0	V or at supply)			<u>I</u>
	V <sub>I</sub> = 0(Bx), 1(Ex)	—	1.2	1.9	
	$V_{I} = 0(Bx), 1(Ex)$	—	3.5	5.3	mA
	V <sub>I</sub> = 1(Bx), 0(Ex)	—	8.8	12.3	
	V <sub>I</sub> = 1(Bx), 0(Ex)	—	3.7	5.6	
	V <sub>I</sub> = 0(Bx), 1(Ex)	—	1.7	2.7	
	$V_{I} = 0(Bx), 1(Ex)$	—	3.4	5.1	mA
	$V_{I} = 1(Bx), 0(Ex)$	—	7.9	11.1	
	$V_{ } = 1(Bx), 0(Ex)$	—	4.8	7.2	
	$V_{I} = 0(Bx), 1(Ex)$	_	2.2	3.3	
	$V_{I} = 0(Bx), 1(Ex)$	—	3.0	4.5	mA
	$V_{I} = 1(Bx), 0(Ex)$	—	7.5	10.5	
	$V_{ } = 1(Bx), 0(Ex)$	—	5.6	8.4	
	V <sub>I</sub> = 0(Bx), 1(Ex)	—	2.6	3.9	
	$V_{I} = 0(Bx), 1(Ex)$	—	2.6	3.9	mA
	$V_{I} = 1(Bx), 0(Ex)$	—	6.5	9.1	
	$V_{I} = 1(Bx), 0(Ex)$	—	6.5	9.1	
		$V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 1(Bx), 0(Ex)$ $V_{I} = 1(Bx), 0(Ex)$ $V_{I} = 1(Bx), 0(Ex)$ $V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 1(Bx), 0(Ex)$ $V_{I} = 1(Bx), 0(Ex)$ $V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 1(Bx), 0(Ex)$ $V_{I} = 1(Bx), 0(Ex)$ $V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 1(Bx), 0(Ex)$ $V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 0(Bx), 1(Ex)$ $V_{I} = 0(Bx), 0(Ex)$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Notes:

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



#### Table 3. Electrical Characteristics (Continued)

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
1 Mbps Suppl	y Current (All inp	outs = 500 kHz squar	e wave, CI = 15	oF on all ou	itputs)	
Si8660Bx, Ex						
V <sub>DD1</sub>			—	5.0	7.0	mA
V <sub>DD2</sub>			—	4.2	5.9	
Si8661Bx, Ex						
V <sub>DD1</sub>			—	4.9	6.9	mA
V <sub>DD2</sub>			—	4.6	6.4	
Si8662Bx, Ex						
V <sub>DD1</sub>			—	5.1	7.1	mA
V <sub>DD2</sub>			—	4.7	6.6	
Si8663Bx, Ex						
V <sub>DD1</sub>			—	4.9	6.8	mA
V <sub>DD2</sub>			—	4.9	6.8	
10 Mbps Sup	oly Current (All in	nputs = 5 MHz squar	e wave, CI = 15 p	F on all ou	tputs)	
Si8660Bx, Ex						
V <sub>DD1</sub>			—	5.0	7.0	mA
V <sub>DD2</sub>			—	5.0	7.0	
Si8661Bx, Ex						
V <sub>DD1</sub>			—	5.0	7.0	mA
V <sub>DD2</sub>			—	5.3	7.4	
Si8662Bx, Ex						
V <sub>DD1</sub>			—	5.3	7.4	mA
V <sub>DD2</sub>			—	5.2	7.3	
Si8663Bx, Ex						
V <sub>DD1</sub>			—	5.2	7.3	mA
V <sub>DD2</sub>			—	5.2	7.3	
Notes:	•	-	•		•	•

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



### **Table 3. Electrical Characteristics (Continued)**

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	100 Mbps Supply	y Current (All in	nputs = 50 MHz squa	re wave, CI = 15 j	oF on all o	outputs)	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Si8660Bx, Ex						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>DD1</sub>			—			mA
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					18.3	23.8	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-						
Si8662Bx, Ex         -         10         13         mA           VDD1 VDD2         -         14.1         18.3         mA           Si8663Bx, Ex VDD1 VDD2         -         12.3         15.9         mA           Si8663Bx, Ex VDD1 VDD2         -         12.3         15.9         mA           Si866Xbx, Ex         -         -         12.3         15.9         mA           Si866xBx, Ex         -         0         -         150         Mbps           Maximum Data Rate         0         -         5.0         ns           Propagation Delay         tpHL, tpLH         See Figure 1         5.0         8.0         13         ns           Pulse Width Distortion         PWD         See Figure 1         -         0.2         4.5         ns           Channel-Channel Skew         tpSK         -         0.4         2.5         ns           All Models         -         2.5         4.0         ns           Output Fail Time         tr         CL = 15 pF See Figure 1         -         2.5         4.0         ns           Peak Eye Diagram Jitter         tJIT(PK)         See Figure 7         -         350         -         ps <t< td=""><td></td><td></td><td></td><td>—</td><td></td><td></td><td>mA</td></t<>				—			mA
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					10.4	21.5	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					10	13	mΔ
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				_			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							
$V_{DD2}$ Image of the system of				—	12.3	15.9	mA
Si866xBx, ExMaximum Data Rate0150MbpsMinimum Pulse Width5.0nsPropagation Delay $t_{PHL}$ , $t_{PLH}$ See Figure 15.08.013nsPulse Width DistortionPWDSee Figure 10.24.5nsIt_{PLH} - t_{PHL} Propagation Delay Skew <sup>2</sup> $t_{PSK}(P-P)$ 2.04.5nsChannel-Channel Skew $t_{PSK}$ 0.42.5nsAll ModelsOutput Rise Time $t_r$ $C_L = 15 pF$ See Figure 12.54.0nsOutput Fall Time $t_f$ $C_L = 15 pF$ See Figure 12.54.0nsPeak Eye Diagram Jitter $t_{JIT(PK)}$ See Figure 7350psCommon Mode Transient ImmunityCMTI $V_1 = V_{DD}$ or 0 V $V_{CM} = 1500 V (seeFigure 2)3550kV/µs$	V <sub>DD2</sub>			—	12.3	15.9	
Maximum Data Rate0150MbpsMinimum Pulse Width5.0nsPropagation Delay $t_{PHL}$ , $t_{PLH}$ See Figure 15.08.013nsPulse Width Distortion $ t_{PLH} + t_{PHL} $ PWDSee Figure 10.24.5nsPropagation Delay Skew <sup>2</sup> $t_{PSK(P-P)}$ 2.04.5nsnsChannel-Channel Skew $t_{PSK}$ 0.42.5nsAll Models0.42.5nsnsOutput Rise Time $t_{f}$ $C_L = 15 \text{ pF}$ See Figure 12.54.0nsOutput Fall Time $t_{f}$ $C_L = 15 \text{ pF}$ See Figure 1350psPeak Eye Diagram Jitter $t_{JIT(PK)}$ See Figure 7350psCommon Mode Transient ImmunityCMTI $V_I = V_{DD}$ or 0 V $V_{CM} = 1500 V (seeFigure 2)3550kV/µs$		י י	Fiming Characterist	ics			
Minimum Pulse Width————5.0nsPropagation Delay $t_{PHL}, t_{PLH}$ See Figure 15.08.013nsPulse Width Distortion $ t_{PLH} + t_{PHL} $ PWDSee Figure 1—0.24.5nsPropagation Delay Skew2 $t_{PSK(P-P)}$ —2.04.5nsChannel-Channel Skew $t_{PSK}$ —0.42.5nsAll ModelsOutput Rise Time $t_r$ $C_L = 15 \text{ pF}$ See Figure 1—2.54.0nsOutput Fall Time $t_f$ $C_L = 15 \text{ pF}$ See Figure 1—2.54.0nsPeak Eye Diagram Jitter $t_{JIT(PK)}$ See Figure 7—350—psCommon Mode Transient ImmunityCMTI $V_I = V_{DD}$ or 0 V $V_{CM} = 1500 V (seeFigure 2)3550—kV/µs$	Si866xBx, Ex						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Maximum Data Rate			0		150	Mbps
Pulse Width Distortion $ t_{PLH} - t_{PHL} $ PWDSee Figure 10.24.5nsPropagation Delay Skew2 $t_{PSK(P-P)}$ 2.04.5nsChannel-Channel Skew $t_{PSK}$ 0.42.5nsAll ModelsOutput Rise Time $t_r$ $C_L = 15 \text{ pF}$ See Figure 12.54.0nsOutput Fall Time $t_f$ $C_L = 15 \text{ pF}$ See Figure 12.54.0nsPeak Eye Diagram Jitter $t_{JIT(PK)}$ See Figure 7 See Figure 7350psCommon Mode Transient ImmunityCMTI $V_I = V_{DD}$ or 0 V $V_{CM} = 1500 V (seeFigure 2)3550kV/µs$	Minimum Pulse Width					5.0	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 1	5.0	8.0	13	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Pulse Width Distortion  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 1		0.2	4.5	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		_	2.0	4.5	ns
Output Rise Time $t_r$ $C_L = 15 \text{ pF}$ See Figure 1 $ 2.5$ $4.0$ nsOutput Fall Time $t_f$ $C_L = 15 \text{ pF}$ See Figure 1 $ 2.5$ $4.0$ nsPeak Eye Diagram Jitter $t_{JIT(PK)}$ See Figure 7 $ 350$ $-$ psCommon Mode Transient ImmunityCMTI $V_I = V_{DD} \text{ or } 0 \text{ V}$ 	Channel-Channel Skew				0.4	2.5	ns
See Figure 12.54.0Output Fall Time $t_f$ $C_L = 15 \text{ pF}$ See Figure 1-2.54.0nsPeak Eye Diagram Jitter $t_{JIT(PK)}$ See Figure 7-350-psCommon Mode Transient ImmunityCMTI $V_I = V_{DD}$ or 0 V $V_{CM} = 1500 \text{ V}$ (see Figure 2)3550-kV/µs	All Models	<b>I</b>			1	1	
See Figure 12.54.0Peak Eye Diagram Jitter $t_{JIT(PK)}$ See Figure 7—350—psCommon Mode Transient ImmunityCMTI $V_I = V_{DD}$ or 0 V $V_{CM} = 1500$ V (see Figure 2)3550—kV/µs	Output Rise Time	t <sub>r</sub>		_	2.5	4.0	ns
Common Mode Transient ImmunityCMTI $V_I = V_{DD}$ or $0 V$ $V_{CM} = 1500 V$ (see Figure 2)3550kV/µs	Output Fall Time	t <sub>f</sub>			2.5	4.0	ns
Common Mode TransientCMTI $V_I = V_{DD}$ or $0 V$ 3550—kV/µsImmunity $V_{CM} = 1500 V$ (see Figure 2)Figure 2)Figure 2Figure 2Figure 2	Peak Eye Diagram Jitter	t <sub>JIT(PK)</sub>	See Figure 7	—	350	—	ps
Startup Time <sup>3</sup> t <sub>SU</sub> — 15 40 µs	Common Mode Transient Immunity	, ,	V <sub>CM</sub> = 1500 V (see	35	50		kV/µs
	Startup Time <sup>3</sup>	t <sub>SU</sub>		—	15	40	μs

Notes:

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



#### **Table 4. Electrical Characteristics**

 $(V_{DD1} = 2.5 V \pm 5\%, V_{DD2} = 2.5 V \pm 5\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VDD Undervoltage Threshold	VDDUV+	$V_{DD1}, V_{DD2}$ rising	1.95	2.24	2.375	V
VDD Undervoltage Threshold	VDDUV-	$V_{DD1}, V_{DD2}$ falling	1.88	2.16	2.325	V
VDD Undervoltage Hysteresis	VDD <sub>HYS</sub>		50	70	95	mV
Positive-Going Input Threshold	VT+	All inputs rising	1.4	1.67	1.9	V
Negative-Going Input Threshold	VT–	All inputs falling	1.0	1.23	1.4	V
Input Hysteresis	V <sub>HYS</sub>		0.38	0.44	0.50	V
High Level Input Voltage	V <sub>IH</sub>		2.0			V
Low Level Input Voltage	V <sub>IL</sub>		—		0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	2.3		V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	—	0.2	0.4	V
Input Leakage Current	١L		—	—	±10	μA
Output Impedance <sup>1</sup>	Z <sub>O</sub>		—	50	—	Ω
Nataa			•		•	

Notes:

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



# Si8660/61/62/63

#### **Table 4. Electrical Characteristics (Continued)**

 $(V_{DD1} = 2.5 \text{ V} \pm 5\%, V_{DD2} = 2.5 \text{ V} \pm 5\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	DC Sup	oply Current (All inputs	0 V or at supply)	1	1	
Si8660Bx, Ex						
V <sub>DD1</sub>		V <sub>I</sub> = 0(Bx), 1(Ex)	_	1.2	1.9	
V <sub>DD2</sub>		V <sub>I</sub> = 0(Bx), 1(Ex)	—	3.5	5.3	mA
V <sub>DD1</sub>		V <sub>I</sub> = 1(Bx), 0(Ex)		8.8	12.3	
V <sub>DD2</sub>		V <sub>I</sub> = 1(Bx), 0(Ex)	—	3.7	5.6	
Si8661Bx, Ex						
V <sub>DD1</sub>		$V_{I} = 0(Bx), 1(Ex)$	_	1.7	2.7	
V <sub>DD2</sub>		$V_{I} = 0(Bx), 1(Ex)$	_	3.4	5.1	mA
V <sub>DD1</sub>		$V_{I} = 1(Bx), 0(Ex)$	_	7.9	11.1	
V <sub>DD2</sub>		$V_{1} = 1(Bx), 0(Ex)$	—	4.8	7.2	
Si8662Bx, Ex						
V <sub>DD1</sub>		V <sub>I</sub> = 0(Bx), 1(Ex)	_	2.2	3.3	
V <sub>DD2</sub>		$V_{I} = 0(Bx), 1(Ex)$	_	3.0	4.5	mA
V <sub>DD1</sub>		V <sub>I</sub> = 1(Bx), 0(Ex)	_	7.5	10.5	
V <sub>DD2</sub>		$V_{I} = 1(Bx), 0(Ex)$	—	5.6	8.4	
Si8663Bx, Ex						
V <sub>DD1</sub>		$V_1 = 0(Bx), 1(Ex)$	_	2.6	3.9	
V <sub>DD2</sub>		$V_{I} = 0(Bx), 1(Ex)$	_	2.6	3.9	mA
V <sub>DD1</sub>		$V_{I} = 1(Bx), 0(Ex)$	_	6.5	9.1	
V <sub>DD2</sub>		$V_{I} = 1(Bx), 0(Ex)$	—	6.5	9.1	
Notes:	1		1		1	1

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



#### **Table 4. Electrical Characteristics (Continued)**

 $(V_{DD1} = 2.5 V \pm 5\%, V_{DD2} = 2.5 V \pm 5\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
1 Mbps Supp	y Current (/	All inputs = 500 kHz squ	are wave, CI = 15 p	F on all o	utputs)	•
Si8660Bx, Ex						
V <sub>DD1</sub>			—	5.0	7.0	mA
V <sub>DD2</sub>			—	4.2	5.9	
Si8661Bx, Ex						
V <sub>DD1</sub>				4.9	6.9	mA
V <sub>DD2</sub>			—	4.6	6.4	
Si8662Bx, Ex						
V <sub>DD1</sub>			—	5.1	7.1	mA
V <sub>DD2</sub>			—	4.7	6.6	
Si8663Bx, Ex				4.0		
V <sub>DD1</sub>			—	4.9	6.8 6.8	mA
V <sub>DD2</sub>			_	4.9		
	ply Current	(All inputs = 5 MHz squa	are wave, CI = 15 p	F on all ou	utputs)	
Si8660Bx, Ex						
V <sub>DD1</sub>			—	5.0	7.0	mA
V <sub>DD2</sub>			—	4.6	6.4	
Si8661Bx, Ex						
V <sub>DD1</sub>			—	5.0	6.9	mA
V <sub>DD2</sub>			—	4.9	6.9	
Si8662Bx, Ex						
V <sub>DD1</sub>			—	5.2	7.2	mA
V <sub>DD2</sub>			—	4.9	6.9	
Si8663Bx, Ex						
V <sub>DD1</sub>			—	5.0	7.0	mA
V <sub>DD2</sub>			_	5.0	7.0	
Notes:						

1. The nominal output impedance of an isolator driver channel is approximately 50  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



### **Table 4. Electrical Characteristics (Continued)**

 $(V_{DD1} = 2.5 \text{ V} \pm 5\%, V_{DD2} = 2.5 \text{ V} \pm 5\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

	Symbol	Test Condition	Min	Тур	Max	Unit
100 Mbps Sup	ply Current	(All inputs = 50 MHz squ	uare wave, CI = 1	5 pF on all o	outputs)	
Si8660Bx, Ex						
V <sub>DD1</sub>			—	5.0	7.0	mA
V <sub>DD2</sub>				14.7	19.1	
Si8661Bx, Ex					<b>.</b>	
V <sub>DD1</sub>			—	6.7 13.4	9.1 17.4	mA
V <sub>DD2</sub>				13.4	17.4	
<b>Si8662Bx, Ex</b> V <sub>DD1</sub>				8.7	11.3	mA
V <sub>DD2</sub>			_	11.7	15.2	110.4
Si8663Bx, Ex						
V <sub>DD1</sub>			—	10.3	13.4	mA
V <sub>DD2</sub>			—	10.3	13.4	
		Timing Characteris	stics			
Si866xBx, Ex						
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width					5.0	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 1	5.0	8.0	14	ns
Pulse Width Distortion <sup> t</sup> PLH - t <sub>PHL</sub>	PWD	See Figure 1		0.2	5.0	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>			2.0	5.0	ns
Channel-Channel Skew	t <sub>PSK</sub>			0.4	2.5	ns
All Models	11					
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 15 pF See Figure 1	_	2.5	4.0	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 15 pF See Figure 1		2.5	4.0	ns
Peak Eye Diagram Jitter	t <sub>JIT(PK)</sub>	See Figure 7		350		ps
Common Mode Transient Immunity	CMTI	V <sub>I</sub> = V <sub>DD</sub> or 0 V\ V <sub>CM</sub> = 1500 V (see Figure 2)	35	50		kV/µs
Startup Time <sup>3</sup>	t <sub>SU</sub>			15	40	μs

Notes:

 The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.



### Table 5. Regulatory Information\*

#### CSA

The Si866x is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.

61010-1: Up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 600 V<sub>RMS</sub> basic insulation working voltage.

60950-1: Up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 1000 V<sub>RMS</sub> basic insulation working voltage.

60601-1: Up to 125 V<sub>RMS</sub> reinforced insulation working voltage; up to 380 V<sub>RMS</sub> basic insulation working voltage.

VDE

The Si866x is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.

60747-5-2: Up to 1200  $V_{peak}$  for basic insulation working voltage.

60950-1: Up to 600  $V_{RMS}$  reinforced insulation working voltage; up to 1000  $V_{RMS}$  basic insulation working voltage.

UL

The Si866x is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 5000  $V_{RMS}$  isolation voltage for basic protection.

CQC

The Si866x is certified under GB4943.1-2011. For more details, see certificates CQC13001096110 and CQC13001096239.

Rated up to 600 V<sub>RMS</sub> reinforced insulation working voltage; up to 1000 V<sub>RMS</sub> basic insulation working voltage.

\*Note: Regulatory Certifications apply to 2.5 kV<sub>RMS</sub> rated devices which are production tested to 3.0 kV<sub>RMS</sub> for 1 sec. Regulatory Certifications apply to 3.75 kV<sub>RMS</sub> rated devices which are production tested to 4.5 kV<sub>RMS</sub> for 1 sec. Regulatory Certifications apply to 5.0 kV<sub>RMS</sub> rated devices which are production tested to 6.0 kV<sub>RMS</sub> for 1 sec. For more information, see "5. Ordering Guide" on page 30.



		Test	Val		
Parameter	Symbol	Condition	WB SOIC-16	NB SOIC-16	Unit
Nominal Air Gap (Clearance) <sup>1</sup>	L(IO1)		8.0	4.9	mm
Nominal External Tracking (Creepage) <sup>1</sup>	L(IO2)		8.0	4.01	mm
Minimum Internal Gap (Internal Clearance)			0.014	0.014	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	600	V <sub>RMS</sub>
Erosion Depth	ED		0.019	0.019	mm
Resistance (Input-Output) <sup>2</sup>	R <sub>IO</sub>		10 <sup>12</sup>	10 <sup>12</sup>	Ω
Capacitance (Input-Output) <sup>2</sup>	C <sub>IO</sub>	f = 1 MHz	2.0	2.0	pF
Input Capacitance <sup>3</sup>	Cl		4.0	4.0	pF

### Table 6. Insulation and Safety-Related Specifications

Notes:

 The values in this table correspond to the nominal creepage and clearance values. VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 package and 8.5 mm minimum for the WB SOIC-16 package. UL does not impose a clearance and creepage minimum for component-level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-16 package and 7.6 mm minimum for the WB SOIC-16 package.

To determine resistance and capacitance, the Si86xx is converted into a 2-terminal device. Pins 1–8 are shorted together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between these two terminals.

**3.** Measured from input pin to ground.



### Table 7. IEC 60664-1 (VDE 0844 Part 2) Ratings

Parameter	Test Conditions	Specification		
Farameter	Test conditions	NB SOIC-16	WB SOIC-16	
Basic Isolation Group	Material Group	I	I	
	Rated Mains Voltages $\leq$ 150 V <sub>RMS</sub>	I-IV	I-IV	
Installation Classification	Rated Mains Voltages <u>&lt;</u> 300 V <sub>RMS</sub>	I-III	I-IV	
Installation Classification	Rated Mains Voltages ≤ 400 V <sub>RMS</sub>	I-II	-	
	Rated Mains Voltages $\leq 600 \text{ V}_{\text{RMS}}$	1-11	1-111	

### Table 8. IEC 60747-5-2 Insulation Characteristics for Si86xxxx\*

			Charao	cteristic					
Parameter	Symbol	Symbol Test Condition		NB SOIC-16	Unit				
Maximum Working Insulation Voltage	V <sub>IORM</sub>		1200	630	Vpeak				
Input to Output Test Voltage	V <sub>PR</sub>	Method b1 (V <sub>IORM</sub> x 1.875 = V <sub>PR</sub> , 100% Production Test, t <sub>m</sub> = 1 sec, Partial Discharge < 5 pC)	2250	1182					
Transient Overvoltage	V <sub>IOTM</sub>	t = 60 sec	6000	6000	Vpeak				
Pollution Degree (DIN VDE 0110, Table 1)			2	2					
Insulation Resistance at $T_S$ , V <sub>IO</sub> = 500 V	R <sub>S</sub>		>10 <sup>9</sup>	>10 <sup>9</sup>	Ω				
*Note: Maintenance of the safety of 40/125/21.	*Note: Maintenance of the safety data is ensured by protective circuits. The Si86xxxx provides a climate classification of								

### Table 9. IEC Safety Limiting Values<sup>1</sup>

Parameter	Symbol	Tost Condition	Test Condition Max		Unit
Faiailletei	Symbol	Test Condition	WB SOIC-16	Unit	
Case Temperature	Τ <sub>S</sub>		150	150	°C
Safety Input, Output, or Supply Current	I <sub>S</sub>	θ <sub>JA</sub> = 105 °C/W (NB SOIC-16), V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150 °C, T <sub>A</sub> = 25 °C	220	215	mA
Device Power Dissipation <sup>2</sup>	P <sub>D</sub>		415	415	mW

Notes:

1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figures 3 and 4.

2. The Si86xx is tested with VDD1 = VDD2 = 5.5 V, T<sub>J</sub> = 150 °C, C<sub>L</sub> = 15 pF, input a 150 Mbps 50% duty cycle square wave.



# Si8660/61/62/63

### **Table 10. Thermal Characteristics**

Parameter	Symbol	WB SOIC-16	NB SOIC-16	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$	100	105	°C/W



Figure 3. (WB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2



Figure 4. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2



Parameter	Symbol	Min	Max	Unit
Storage Temperature <sup>2</sup>	T <sub>STG</sub>	-65	150	°C
Ambient Temperature Under Bias	T <sub>A</sub>	-40	125	°C
Junction Temperature	TJ	_	150	°C
Supply Voltage	V <sub>DD1</sub> , V <sub>DD2</sub>	-0.5	7.0	V
Input Voltage	VI	-0.5	V <sub>DD</sub> + 0.5	V
Output Voltage	Vo	-0.5	V <sub>DD</sub> + 0.5	V
Output Current Drive Channel	Ι <sub>Ο</sub>	_	10	mA
Lead Solder Temperature (10 s)			260	°C
Maximum Isolation (Input to Output) (1 sec) NB SOIC-16		_	4500	V <sub>RMS</sub>
Maximum Isolation (Input to Output) (1 sec) WB SOIC-16		_	6500	V <sub>RMS</sub>
			6500	

### Table 11. Absolute Maximum Ratings<sup>1</sup>

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.

2. VDE certifies storage temperature from -40 to 150 °C.



# 2. Functional Description

### 2.1. Theory of Operation

The operation of an Si866x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si866x channel is shown in Figure 5.



### Figure 5. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 6 for more details.



Figure 6. Modulation Scheme



### 2.2. Eye Diagram

Figure 7 illustrates an eye-diagram taken on an Si8660. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8660 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 350 ps peak jitter were exhibited.



Figure 7. Eye Diagram



## 3. Device Operation

Device behavior during start-up, normal operation, and shutdown is shown in Figure 8, where UVLO+ and UVLOare the positive-going and negative-going thresholds respectively. Refer to Table 12 to determine outputs when power supply (VDD) is not present.

V <sub>I</sub> Input <sup>1,2</sup>	VDDI State <sup>1,3,4</sup>	VDDO State <sup>1,3,4</sup>	V <sub>O</sub> Output <sup>1,2</sup>	Comments
Н	Р	Р	Н	Normal operation.
L	Р	Р	L	
X <sup>5</sup>	UP	Р	L <sup>6</sup> H <sup>6</sup>	Upon transition of VDDI from unpowered to powered, $V_O$ returns to the same state as $V_I$ in less than 1 $\mu s.$
X <sup>5</sup>	Р	UP	Undetermined	Upon transition of VDDO from unpowered to powered, $V_O$ returns to the same state as $V_I$ within 1 $\mu s.$

#### Notes:

1. VDDI and VDDO are the input and output power supplies. V<sub>I</sub> and V<sub>O</sub> are the respective input and output terminals.

**2.** X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.

3. "Powered" state (P) is defined as 2.5 V < VDD < 5.5 V.

4. "Unpowered" state (UP) is defined as VDD = 0 V.

5. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.

6. See "5. Ordering Guide" on page 30 for details. This is the selectable fail-safe operating mode (ordering option). Some devices have default output state = H, and some have default output state = L, depending on the ordering part number (OPN). For default high devices, the data channels have pull-ups on inputs/outputs. For default low devices, the data channels have pull-ups on inputs/outputs.



### 3.1. Device Startup

Outputs are held low during powerup until VDD is above the UVLO threshold for time period tSTART. Following this, the outputs follow the states of inputs.

### 3.2. Undervoltage Lockout

Undervoltage Lockout (UVLO) is provided to prevent erroneous operation during device startup and shutdown or when VDD is below its specified operating circuits range. Both Side A and Side B each have their own undervoltage lockout monitors. Each side can enter or exit UVLO independently. For example, Side A unconditionally enters UVLO when  $V_{DD1}$  falls below  $V_{DD1(UVLO-)}$  and exits UVLO when  $V_{DD1}$  rises above  $V_{DD1(UVLO+)}$ . Side B operates the same as Side A with respect to its  $V_{DD2}$  supply.



Figure 8. Device Behavior during Normal Operation



### 3.3. Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 V<sub>AC</sub>) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with <30 V<sub>AC</sub>) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 5 on page 17 and Table 6 on page 18 detail the working voltage and creepage/clearance capabilities of the Si86xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, 60601-1, etc.) requirements before starting any design that uses a digital isolator.

#### 3.3.1. Supply Bypass

The Si866x family requires a 0.1  $\mu$ F bypass capacitor between V<sub>DD1</sub> and GND1 and V<sub>DD2</sub> and GND2. The capacitor should be placed as close as possible to the package. To enhance the robustness of a design, the user may also include resistors (50–300  $\Omega$ ) in series with the inputs and outputs if the system is excessively noisy.

#### 3.3.2. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 50  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.

### 3.4. Fail-Safe Operating Mode

Si86xx devices feature a selectable (by ordering option) mode whereby the default output state (when the input supply is unpowered) can either be a logic high or logic low when the output supply is powered. See Table 12 on page 24 and "5. Ordering Guide" on page 30 for more information.



### 3.5. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 2, 3, and 4 for actual specification limits.







Figure 10. Si8661 Typical V<sub>DD1</sub> Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)







Figure 12. Si8660 Typical V<sub>DD2</sub> Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)



Figure 13. Si8661 Typical V<sub>DD2</sub> Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)



Figure 14. Si8662 Typical V<sub>DD2</sub> Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)





Figure 15. Si8663 Typical V<sub>DD1</sub> or V<sub>DD2</sub> Supply Current vs. Data Rate 5, 3.3, and 2.5 V Operation (15 pF Load)



Figure 16. Propagation Delay vs. Temperature



## 4. Pin Descriptions



Name	SOIC-16 Pin#	Туре	Description
V <sub>DD1</sub>	1	Supply	Side 1 power supply.
A1	2	Digital Input	Side 1 digital input.
A2	3	Digital Input	Side 1 digital input.
A3	4	Digital Input	Side 1 digital input.
A4	5	Digital I/O	Side 1 digital input or output.
A5	6	Digital I/O	Side 1 digital input or output.
A6	7	Digital I/O	Side 1 digital input or output.
GND1	8	Ground	Side 1 ground.
GND2	9	Ground	Side 2 ground.
B6	10	Digital I/O	Side 2 digital input or output.
B5	11	Digital I/O	Side 2 digital input or output.
B4	12	Digital I/O	Side 2 digital input or output.
B3	13	Digital Output	Side 2 digital output.
B2	14	Digital Output	Side 2 digital output.
B1	15	Digital Output	Side 2 digital output.
V <sub>DD2</sub>	16	Supply	Side 2 power supply.



## 5. Ordering Guide

Ordering Part Number (OPN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Max Data Rate (Mbps)	Default Output State	Isolation rating (kV)	Temp (°C)	Package
Si8660BA-B-IS1	6	0	150	Low	1.0	–40 to 125 °C	NB SOIC-16
Si8660BB-B-IS1	6	0	150	Low	2.5	–40 to 125 °C	NB SOIC-16
Si8660BC-B-IS1	6	0	150	Low	3.75	–40 to 125 °C	NB SOIC-16
Si8660EC-B-IS1	6	0	150	High	3.75	–40 to 125 °C	NB SOIC-16
Si8660BD-B-IS	6	0	150	Low	5.0	–40 to 125 °C	WB SOIC-16
Si8660ED-B-IS	6	0	150	High	5.0	–40 to 125 °C	WB SOIC-16
Si8661BB-B-IS1	5	1	150	Low	2.5	–40 to 125 °C	NB SOIC-16
Si8661BC-B-IS1	5	1	150	Low	3.75	–40 to 125 °C	NB SOIC-16
Si8661EC-B-IS1	5	1	150	High	3.75	–40 to 125 °C	NB SOIC-16
Si8661BD-B-IS	5	1	150	Low	5.0	–40 to 125 °C	WB SOIC-16
Si8661ED-B-IS	5	1	150	High	5.0	–40 to 125 °C	WB SOIC-16
Si8662BB-B-IS1	4	2	150	Low	2.5	–40 to 125 °C	NB SOIC-16
Si8662BC-B-IS1	4	2	150	Low	3.75	–40 to 125 °C	NB SOIC-16
Si8662EC-B-IS1	4	2	150	High	3.75	–40 to 125 °C	NB SOIC-16
Si8662BD-B-IS	4	2	150	Low	5.0	–40 to 125 °C	WB SOIC-16
Si8662ED-B-IS	4	2	150	High	5.0	–40 to 125 °C	WB SOIC-16
Si8663BB-B-IS1	3	3	150	Low	2.5	–40 to 125 °C	NB SOIC-16
Si8663BC-B-IS1	3	3	150	Low	3.75	–40 to 125 °C	NB SOIC-16
Si8663EC-B-IS1	3	3	150	High	3.75	–40 to 125 °C	NB SOIC-16
Si8663BD-B-IS	3	3	150	Low	5.0	–40 to 125 °C	WB SOIC-16
Si8663ED-B-IS	3	3	150	High	5.0	–40 to 125 °C	WB SOIC-16

Table 13. Ordering Guide for Valid OPNs<sup>1,2</sup>

Notes:

1. All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures.

2. "Si" and "SI" are used interchangeably.



## 6. Package Outline: 16-Pin Wide Body SOIC

Figure 17 illustrates the package details for the Si866x Digital Isolator. Table 14 lists the values for the dimensions shown in the illustration.



Figure 17. 16-Pin Wide Body SOIC



Dimension	Min	Max
A		2.65
A1	0.10	0.30
A2	2.05	_
b	0.31	0.51
С	0.20	0.33
D	10.3	0 BSC
E	10.3	0 BSC
E1	7.50 BSC	
е	1.27 BSC	
L	0.40	1.27
h	0.25	0.75
θ	0°	8°
aaa	_	0.10
bbb	—	0.33
CCC	_	0.10
ddd	—	0.25
eee	_	0.10
fff	_	0.20
2. Dimensioning an	hown are in millimeters (m d Tolerancing per ANSI Y ıforms to JEDEC Outline I	

Table 14. Package Diagram Dimensions

 Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.



## 7. Land Pattern: 16-Pin Wide-Body SOIC

Figure 18 illustrates the recommended land pattern details for the Si866x in a 16-pin wide-body SOIC. Table 15 lists the values for the dimensions shown in the illustration.



#### Figure 18. 16-Pin SOIC Land Pattern

### Table 15. 16-Pin Wide Body SOIC Land Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	9.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.90
<ul> <li>Notes:</li> <li>1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P1032X265-16AN for Density Level B (Median Land Protrusion).</li> <li>2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.</li> </ul>		



# 8. Package Outline: 16-Pin Narrow Body SOIC

Figure 19 illustrates the package details for the Si866x in a 16-pin narrow-body SOIC (SO-16). Table 16 lists the values for the dimensions shown in the illustration.



Figure 19. 16-pin Small Outline Integrated Circuit (SOIC) Package



Dimension	Min	Max
А	_	1.75
A1	0.10	0.25
A2	1.25	_
b	0.31	0.51
С	0.17	0.25
D	9.90 B	SC
E	6.00 B	SC
E1	3.90 B	SC
е	1.27 B	SC
L	0.40	1.27
L2	0.25 B	SC
h	0.25	0.50
θ	0°	8°
aaa	0.10	)
bbb	0.20	)
CCC	0.10	)
ddd	0.25	5

### Table 16. Package Diagram Dimensions

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

**3.** This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 9. Land Pattern: 16-Pin Narrow Body SOIC

Figure 20 illustrates the recommended land pattern details for the Si866x in a 16-pin narrow-body SOIC. Table 17 lists the values for the dimensions shown in the illustration.



Figure 20. 16-Pin Narrow Body SOIC PCB Land Pattern

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55
<ul> <li>Notes:</li> <li>1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).</li> <li>2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.</li> </ul>		



### 10. Top Markings

### 10.1. Si866x Top Marking (16-Pin Wide Body SOIC)



### **10.2.** Top Marking Explanation (16-Pin Wide Body SOIC)

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si86 = Isolator product series XY = Channel Configuration X = # of data channels (6, 5, 4, 3, 2, 1) Y = # of reverse channels (3, 2, 1, 0) S = Speed Grade A = 1 Mbps; B = 150 Mbps (default output = low); E = 150 Mbps (default output = high) V = Insulation rating A = 1 kV; B = 2.5 kV; C = 3.75 kV; D = 5.0 kV
Line 2 Marking:	YY = Year WW = Workweek	Assigned by assembly subcontractor. Corresponds to the year and workweek of the mold date.
	RTTTTT = Mfg Code	Manufacturing code from assembly house "R" indicates revision
Line 3 Marking:	Circle = 1.7 mm Diameter (Center-Justified)	"e4" Pb-Free Symbol
	Country of Origin ISO Code Abbreviation	TW = Taiwan



### 10.3. Si866x Top Marking (16-Pin Narrow Body SOIC)



### 10.4. Top Marking Explanation (16-Pin Narrow Body SOIC)

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si86 = Isolator product series XY = Channel Configuration X = # of data channels (6, 5, 4, 3, 2, 1) Y = # of reverse channels (3, 2, 1, 0) S = Speed Grade A = 1 Mbps; B = 150 Mbps (default output = low); E = 150 Mbps (default output = high) V = Insulation rating A = 1 kV; B = 2.5 kV; C = 3.75 kV
Line 2 Marking:	Circle = 1.2 mm Diameter	"e3" Pb-Free Symbol
	YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
	RTTTTT = Mfg Code	Manufacturing code from assembly house "R" indicates revision
	Circle = 1.2 mm diameter	"e3" Pb-Free Symbol.



# **DOCUMENT CHANGE LIST**

### **Revision 0.1 to Revision 1.0**

- Added chip graphics on page 1.
- Updated "Features" on page 1.
- Moved Tables 1 and 11 to page 21.
- Updated Tables 2, 3, and 4.
- Updated Table 6, "Insulation and Safety-Related Specifications," on page 18.
- Updated Table 8, "IEC 60747-5-2 Insulation Characteristics for Si86xxxx\*," on page 19.
- Moved Table 12 to page 24.
- Moved "Typical Performance Characteristics" to page 27.
- Updated "3.5. Typical Performance Characteristics" on page 27.
- Updated Table 4, "Pin Descriptions," on page 29.
- Updated "5. Ordering Guide" on page 30.
- Removed references to QSOP-16 package.

### **Revision 1.0 to Revision 1.1**

- Reordered spec tables to conform to new convention.
- Removed "pending" throughout document.

### **Revision 1.1 to Revision 1.2**

- Updated High Level Output Voltage VOH to 3.1 V in Table 3, "Electrical Characteristics," on page 9.
- Updated High Level Output Voltage VOH to 2.3 V in Table 4, "Electrical Characteristics," on page 13.

### **Revision 1.2 to Revision 1.3**

 Updated "5. Ordering Guide" on page 30 to include MSL2A.

### **Revision 1.3 to Revision 1.4**

- Updated Table 11 on page 21.
  - Added junction temperature spec.
- Updated "3.3.1. Supply Bypass" on page 26.
- Removed "3.3.2. Pin Connections" on page 22.
- Updated "5. Ordering Guide" on page 30.
  Removed Rev A devices.
- Updated "6. Package Outline: 16-Pin Wide Body SOIC" on page 31.
- Updated Top Marks.
  - Added revision description.

### **Revision 1.4 to Revision 1.5**

- Added Figure 2, "Common Mode Transient Immunity Test Circuit," on page 8.
- Added references to CQC throughout.
- Added references to 2.5 kV<sub>RMS</sub> devices throughout.
- Updated "5. Ordering Guide" on page 30.
- Updated "10.1. Si866x Top Marking (16-Pin Wide Body SOIC)" on page 37.

### **Revision 1.5 to Revision 1.6**

- Updated Table 5 on page 17.
  - Added CQC certificate numbers.
- Updated "5. Ordering Guide" on page 30.
  - Removed references to moisture sensitivity levels.
  - Removed note 2.



# **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

#### **Patent Notice**

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analogintensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

