May 1991 Revised September 2000 74ACTQ823 Quiet Series™ 9-Bit D-Type Flip-Flop with 3-STATE Outputs

FAIRCHILD

SEMICONDUCTOR TM

74ACTQ823 Quiet Series[™] 9-Bit D-Type Flip-Flop with 3-STATE Outputs

General Description

The ACTQ823 is a 9-bit buffered register. It features Clock Enable and Clear which are ideal for parity bus interfacing in high performance microprogramming systems. The ACTQ823 utilizes Fairchild Quiet Series[™] technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series[™] features GTO[™] output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Improved latch-up immunity
- TTL compatible inputs

Ordering Code:

Order Number	Package Number	Package Description
74ACTQ823SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACTQ823SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Dovice also available i	n Tana and Roal Specify	by opponding suffix latter "V" to the ordering form

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering form.

Logic Symbols Connection Diagram ŌĒ Do D3 D4 D5 D_2 D₆ D1 D_2 D3 01 02 03 04 05 06 07 D, Т D5 De IEEE/IEC D7 ŌĒ · D. CLR EN GNE EN · СР 102 **Pin Descriptions** D Þ D₁ Pin Names Description D-0. D₀-D₈ Data Inputs D3 D4 ٥, O₀-O₈ Data Outputs De 05 OE Output Enable De 06 CLR Clear D7 07 СР Clock Input D. ΕN Clock Enable FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

Functional Description

The ACTQ823 consists of nine D-type edge-triggered flipflops. These have 3-STATE outputs for bus systems organized with inputs and outputs on opposite sides. The buffered clock (CP) and buffered Output Enable (\overline{OE}) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With \overline{OE} LOW, the contents of the flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops. In addition to the Clock and Output

Enable pins, there are Clear $\overline{(CLR)}$ and Clock Enable $\overline{(EN)}$ pins. These devices are ideal for parity bus interfacing in high performance systems.

When $\overline{\text{CLR}}$ is LOW and $\overline{\text{OE}}$ is LOW, the outputs are LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the flip-flops. When $\overline{\text{EN}}$ is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the $\overline{\text{EN}}$ is HIGH, the outputs do not change state, regardless of the data or clock input transitions.


Function Table

		Inputs			Internal	Output	Function	
OE	OE CLR EN		CP D		Q	0	Function	
Н	Х	L	~	L	L	Z	High Z	
н	Х	L	~	н	н	Z	High Z	
н	L	Х	Х	Х	L	Z	Clear	
L	L	Х	Х	Х	L	L	Clear	
н	н	н	Х	Х	NC	Z	Hold	
L	н	н	Х	Х	NC	NC	Hold	
н	н	L	~	L	L	Z	Load	
н	н	L	~	н	н	Z	Load	
L	н	L	~	L	L	L	Load	
L	н	L	~	н	н	н	Load	

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

_ = LOW-to-HIGH Transition NC = No Change





Absolute Maximum Ratings(Note 1)

	-	
Supply Voltage (V _{CC})	-0.5V to +7.0V	
DC Input Diode Current (I _{IK})		
$V_{I} = -0.5V$	–20 mA	
$V_I = V_{CC} + 0.5V$	+20 mA	
DC Input Voltage (V _I)	–0.5V to V _{CC} + 0.5V	
DC Output Diode Current (I _{OK})		
$V_{O} = -0.5V$	–20 mA	
$V_{O} = V_{CC} + 0.5V$	+20 mA	
DC Output Voltage (V _O)	–0.5V to V_{CC} + 0.5V	
DC Output Source		
or Sink Current (I _O)	\pm 50 mA	
DC V _{CC} or Ground Current		
per Output Pin (I_{CC} or I_{GND})	\pm 50 mA	
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	1
DC Latch-Up Source		
or Sink Current	\pm 300 mA	;
Junction Temperature (T _J)		
PDIP	140°C	

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V_{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$
Minimum Input Edge Rate $\Delta V/\Delta t$	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	

74ACTQ823

Note 1: Absolute maximum ratings are those values beyond which dam-age to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics for ACTQ

Symbol	Parameter Minimum HIGH Level	V _{cc}	T _A =	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Symbol		(V)	Тур	Gu	aranteed Limits	Units	Conditions	
V _{IH}		4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V _{ОН}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	v	1 _{OUT} = -50 μA	
							$V_{IN} = V_{IL} or V_{IH}$	
		4.5		3.86	3.76	V	I _{OH} = -24 mA	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note 2	
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v		
							$V_{IN} = V_{IL} or V_{IH}$	
		4.5		0.36	0.44	V	I _{OL} = 24 mA	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)	
I _{IN}	Maximum Input	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC},$	
	Leakage Current	5.5		± 0.1	± 1.0	μΛ	GND	
I _{OZ}	Maximum 3-STATE	5.5		± 0.5	± 5.0	uА	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	5.5		± 0.5	± 5.0	μΛ	$V_{O} = V_{CC}, GND$	
I _{CCT}	Maximum	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
	I _{CC} /Input	5.5	0.0		1.5	ШA		
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent	5.5		8.0	80.0	μA	$V_{IN} = V_{CC}$	
	Supply Current	5.5		8.0	80.0	μА	or GND	
V _{OLP}	Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2	
	Maximum Dynamic V _{OL}	5.0	1.1	1.5		v	(Note 4)(Note 5)	
V _{OLV}	Quiet Output	5.0	-0.6	-1.2		v	Figure 1, Figure 2	
	Minimum Dynamic V _{OL}	5.0	-0.0	-1.2		v	(Note 4)(Note 5)	
V _{IHD}	Minimum HIGH Level	5.0	1.0	2.2	1	V	(Nata 4)(Nata C)	
	Dynamic Input Voltage	5.0	1.9	2.2		V	(Note 4)(Note 6)	

DC Electrical Characteristics for ACTQ (Continued)

)	Symbol	Parameter	v _{cc}	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
	0,		(V)	Тур	Guaranteed Limits			Containente	
	V _{ILD}	Maximum LOW Level	5.0	1.2	0.8		V	(Note 4)(Note 6)	
		Dynamic Input Voltage	5.0	1.2	0.0		v	(1006 4)(1006 0)	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: PDIP package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 6: Max number of data inputs (n) switching. (n – 1) inputs switching 0V to 3V Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{ILD}), f = 1 MHz.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF			T _A = -40° C _L =	Units	
		(Note 7)	Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay CP to O _n	5.0	2.0	7.0	9.0	2.0	10.0	ns
t _{PLH} t _{PHL}	Propagation Delay CLR to O _n	5.0	2.0	7.0	9.0	2.0	10.0	ns
t _{PZH} t _{PZL}	Output Enable Time \overline{OE} to O _n	5.0	2.5	8.0	10.0	2.5	11.0	ns
t _{PHZ} t _{PLZ}	Output Disable Time OE to On	5.0	1.0	6.0	8.0	1.0	9.0	ns
t _{OSLH} t _{OSHL}	Output to Output Skew D _n to O _n (Note 8)	5.0		0.5	1.0		1.0	ns

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

AC Operating Requirements

Symbol	Parameter	v _{cc} (V)	T _A = +25°C C _I = 50 pF		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_1 = 50 \text{ pF}$	Units
		(Note 9)	Тур	Guar	ranteed Minimum	
t _S	Setup Time, HIGH or LOW D to CP	5.0	0.5	3.0	3.0	ns
t _H	Hold Time, HIGH or LOW D _n to CP	5.0	0	1.5	1.5	ns
t _S	Setup Time, HIGH or LOW EN to CP	5.0	0	3.0	3.0	ns
t _H	Hold Time, HIGH or LOW EN to CP	5.0	0	1.5	1.5	ns
t _W	CP Pulse Width, HIGH or LOW	5.0	2.5	4.0	4.0	ns
tw	CLR Pulse Width, LOW	5.0	3.0	4.0		ns
t _{REC}	CLR to CP Recovery Time	5.0	1.5	3.5	4.0	ns

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	54	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- Verify Test Fixture Loading: Standard Load 50 pF, 500Ω.
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.



 V_{OHV} and V_{OLP} are measured with respect to ground reference. Input pulses have the following characteristics: f = 1 MHz, t_r = 3 ns, t_f = 3 ns, skew < 150 ps.

FIGURE 1. Quiet Output Noise Voltage Waveforms


 Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case transition for active and enable.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.


V_{ILD} and V_{IHD}:


- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V $_{\rm IL}$ limits, or on output HIGH levels that exceed V $_{\rm IH}$ limits. The input HIGH voltage level at which oscillation occurs is defined as V $_{\rm IHD}$.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.





74ACTQ823





www.fairchildsemi.com