# MJE200 - NPN, MJE210 - PNP

Preferred Device

# **Complementary Silicon Power Plastic Transistors**

These devices are designed for low voltage, low-power, high-gain audio amplifier applications.

# **Features**

• Collector-Emitter Sustaining Voltage -

$$V_{CEO(sus)} = 25 \text{ Vdc (Min)} @ I_C = 10 \text{ mAdc}$$

• High DC Current Gain -

 $h_{FE} = 70 \text{ (Min)} @ I_C = 500 \text{ mAdc}$ 

 $= 45 \text{ (Min)} @ I_{\text{C}} = 2.0 \text{ Adc}$ 

 $= 10 \text{ (Min)} @ I_C = 5.0 \text{ Adc}$ 

• Low Collector-Emitter Saturation Voltage -

$$V_{CE(sat)} = 0.3 \text{ Vdc (Max)} @ I_C = 500 \text{ mAdc}$$
  
= 0.75 Vdc (Max) @  $I_C = 2.0 \text{ Adc}$ 

• High Current-Gain - Bandwidth Product -

 $f_T = 65 \text{ MHz (Min)} @ I_C$ 

= 100 mAdc

• Annular Construction for Low Leakage -

 $I_{CBO} = 100 \text{ nAdc}$  @ Rated  $V_{CB}$ 

• Pb-Free Packages are Available\*

# **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	40	Vdc
Collector-Base Voltage	$V_{CB}$	25	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	8.0	Vdc
Collector Current - Continuous - Peak	I <sub>C</sub>	5.0 10	Adc
Base Current	I <sub>B</sub>	1.0	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	15 0.12	W mW/°C
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	1.5 0.012	W mW/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

# THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$\theta_{\sf JC}$	8.34	°C/W
Thermal Resistance, Junction-to-Ambient	θЈС	83.4	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




# ON Semiconductor®

http://onsemi.com

# 5.0 AMPERES POWER TRANSISTORS COMPLEMENTARY SILICON 25 VOLTS, 15 WATTS



#### **MARKING DIAGRAM**



# **ORDERING INFORMATION**

Device	Package	Shipping
MJE200	TO-225	500 Units/Box
MJE200G	TO-225 (Pb-Free)	500 Units/Box
MJE210	TO-225	500 Units/Box
MJE210G	TO-225 (Pb-Free)	500 Units/Box
MJE210T	TO-225	50 Units/Rail
MJE210TG	TO-225 (Pb-Free)	50 Units/Rail

**Preferred** devices are recommended choices for future use and best overall value.

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 25$ °C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS			1		
Collector-Emitter Sustaining Voltage (Note 1) $(I_C = 10 \text{ mAdc}, I_B = 0)$		V <sub>CEO(sus)</sub>	25	_	Vdc
Collector Cutoff Current $(V_{CB} = 40 \text{ Vdc}, I_E = 0)$ $(V_{CB} = 40 \text{ Vdc}, I_E = 0, T_J = 125^{\circ}\text{C})$		Ісво	- -	100 100	nAdc μAdc
Emitter Cutoff Current (V <sub>BE</sub> = 8.0 Vdc, I <sub>C</sub> = 0)		I <sub>EBO</sub>	-	100	nAdc
ON CHARACTERISTICS					
DC Current Gain (Note 1) $ (I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}) $ $ (I_C = 2.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}) $ $ (I_C = 5.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}) $		h <sub>FE</sub>	70 45 10	- 180 -	-
Collector–Emitter Saturation Voltage (Note 1) ( $I_C$ = 500 mAdc, $I_B$ = 50 mAdc) ( $I_C$ = 2.0 Adc, $I_B$ = 200 mAdc) ( $I_C$ = 5.0 Adc, $I_B$ = 1.0 Adc)		V <sub>CE(sat)</sub>		0.3 0.75 1.8	Vdc
Base-Emitter Saturation Voltage (Note 1) (I <sub>C</sub> = 5.0 Adc, I <sub>B</sub> = 1.0 Adc)		V <sub>BE(sat)</sub>	-	2.5	Vdc
Base-Emitter On Voltage (Note 1) (I <sub>C</sub> = 2.0 Adc, V <sub>CE</sub> = 1.0 Vdc)		V <sub>BE(on)</sub>	-	1.6	Vdc
DYNAMIC CHARACTERISTICS			•		•
Current-Gain - Bandwidth Product (Note 2) (I <sub>C</sub> = 100 mAdc, V <sub>CE</sub> = 10 Vdc, f <sub>test</sub> = 10 MHz)		f <sub>T</sub>	65	_	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz)	MJE200 MJE210	C <sub>ob</sub>	- -	80 120	pF

<sup>1.</sup> Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle  $\approx$  2.0%. 2.  $f_T = |h_{fe}| \bullet f_{test}$ .





Figure 1. Power Derating



 $R_B$  and  $R_C$  Varied to obtain desired current levels  $D_1$  MUST be fast recovery type, e.g.: 1N5825 USED ABOVE  $I_B\approx 100~\text{mA}$  MSD6100 USED BELOW  $I_B\approx 100~\text{mA}$ 





Figure 3. Turn-On Time






Figure 4. Thermal Response

# MJE200 - NPN,

# MJE210 - PNP




Figure 5. Active Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C$  –  $V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^{\circ}\text{C}$ ;  $T_{C}$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^{\circ}\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 6. Turn-Off Time




Figure 7. Capacitance




Figure 8. DC Current Gain





Figure 9. "On" Voltage




**Figure 10. Temperature Coefficients** 

#### MJE200 - NPN, **MJE210 - PNP**

# PACKAGE DIMENSIONS

TO-225 CASE 77-09 **ISSUE Z** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. 077-01 THRU -08 OBSOLETE, NEW STANDARD
- 077-09.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.425	0.435	10.80	11.04
В	0.295	0.305	7.50	7.74
С	0.095	0.105	2.42	2.66
D	0.020	0.026	0.51	0.66
F	0.115	0.130	2.93	3.30
G	0.094 BSC		2.39 BSC	
Н	0.050	0.095	1.27	2.41
J	0.015	0.025	0.39	0.63
K	0.575	0.655	14.61	16.63
M	5° TYP		5°	TYP
Q	0.148	0.158	3.76	4.01
R	0.045	0.065	1.15	1.65
S	0.025	0.035	0.64	0.88
U	0.145	0.155	3.69	3.93
v	0.040		1.02	

STYLE 1:

2 COLLECTOR 3. BASE

PIN 1. EMITTER

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered raderians of semiconductor Components industries, LC (SCILLC) - Scillute services in enjie to make changes without further induce to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

# LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163. Denver. Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative