

# Primary-Side-Regulation Dimmable LED Driver Controller with Active PFC

## General Description

The RT7302 is a constant current LED driver with active power factor correction. It supports high power factor across a wide range of line voltages, and it drives the converter in the Quasi-Resonant (QR) mode to achieve higher efficiency. By using Primary Side Regulation (PSR), the RT7302 controls the output current accurately without a shunt regulator and an opto-coupler at the secondary side, reducing the external component count, the cost, and the volume of the driver board.

The RT7302 is designed to be compatible with PWM Dimming. The output current can be modulated by the duty ratio of the external PWM dimming signal.

An in-house design High Voltage (HV) start-up device is integrated in the RT7302 to minimize the power loss and shorten the start-up time.

The RT7302 embeds comprehensive protection functions for robust designs, including LED open-circuit protection, LED short-circuit protection, output diode short-circuit protection, VDD Under-Voltage Lockout (UVLO), VDD Over-Voltage Protection (VDD OVP), Over-Temperature Protection (OTP), and cycle-by-cycle current limitation.

## Features


- Tight LED Current Regulation
- No Opto-Coupler and TL431 Required
- Power Factor Correction (PFC)
- Compatible with PWM Dimming
- Built-in HV Start-up Device
- Quasi-Resonant
- Maximum/Minimum Switching Frequency Clamping
- Input Voltage Feed-Forward Compensation
- Maximum/Minimum On-Time Limitation
- Wide VDD Voltage Range (up to 25V)
- Multiple Protection Features
  - LED Open-Circuit Protection
  - LED Short-Circuit Protection
  - Output Diode Short-Circuit Protection
  - VDD Under-Voltage Lockout
  - VDD Over-Voltage Protection
  - Over-Temperature Protection
  - Cycle-by-Cycle Current Limit
- RoHS Compliant and Halogen Free

## Applications


- AC/DC LED Lighting driver

## Simplified Application Circuit

**Flyback Converter**



**Buck-Boost Converter**



## Ordering Information

RT7302□□


- Package Type  
S : SOP-8
- Lead Plating System  
G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

## Marking Information




RT7302GS : Product Number

YMDNN : Date Code

## Pin Configurations


(TOP VIEW)



## Functional Pin Description

Pin No.	Pin Name	Pin Function
1	HV	High Voltage Input for Startup.
2	GND	Ground of the Controller.
3	COMP	Compensation Node. Output of the internal trans-conductance amplifier.
4	MULT	Input for Line Voltage Signal. This pin is used to sense the line voltage by resistor divider to achieve dimming function.
5	ZCD	Zero Current Detection Input. This pin is used to sense the voltage at auxiliary winding of the transformer.
6	CS	Current Sense Input. Connect this pin to the current sense resistor.
7	GD	Gate Driver Output for External Power MOSFET.
8	VDD	Supply Voltage ( $V_{DD}$ ) Input. The controller will be enabled when $V_{DD}$ exceeds $V_{TH\_ON}$ and disabled when $V_{DD}$ is lower than $V_{TH\_OFF}$ .

**Function Block Diagram**



Operation

Critical-Conduction Mode (CRM) with Constant On-Time Control

Figure 1 shows a typical flyback converter with input voltage (V<sub>IN</sub>). When main switch Q1 is turned on with a fixed on-time (t<sub>ON</sub>), the peak current (I<sub>L\_PK</sub>) of the magnetic inductor (L<sub>m</sub>) can be calculated by the following equation :

$$I_{L\_PK} = \frac{V_{IN}}{L_m} \times t_{ON}$$




Figure 1. Typical Flyback Converter

If the input voltage is the output voltage of the full-bridge rectifier with sinusoidal input voltage (V<sub>IN\_PK</sub> × sin(θ)), the inductor peak current (I<sub>L\_PK</sub>) can be expressed as the following equation :

$$I_{L\_PK} = \frac{V_{IN\_PK} \times |\sin(\theta)| \times t_{ON}}{L_m}$$

When the converter operates in CRM with constant on-time control, the envelope of the peak inductor current will follow the input voltage waveform with in-phase. Thus, high power factor can be achieved, as shown in Figure 2.




Figure 2. Inductor Current of CRM with Constant On-Time Control

Primary-Side Constant-Current Regulation

The RT7302 needs no shunt regulator and opto-coupler at the secondary side to achieve the output current regulation. Figure 3 shows several key waveforms of a conventional flyback converter in Quasi-Resonant (QR) mode, in which V<sub>AUX</sub> is the voltage on the auxiliary winding of the transformer.




Figure 3. Key Waveforms of a Flyback Converter

Voltage Clamping Circuit

The RT7302 provides a voltage clamping circuit at ZCD pin since the voltage on the auxiliary winding is negative when the main switch is turned on. The lowest voltage on ZCD pin is clamped near zero to prevent the IC from being damaged by the negative voltage. Meanwhile, the sourcing ZCD current (I<sub>ZCD\_SH</sub>), flowing through the upper resistor (R<sub>ZCD1</sub>), is sampled and held to be a line-voltage-related signal for propagation delay compensation. The RT7302 embeds the programmable propagation delay compensation through CS pin. A sourcing current I<sub>CS</sub> (equal to I<sub>ZCD\_SH</sub> × K<sub>PC</sub>) applies a voltage offset (I<sub>CS</sub> × R<sub>PC</sub>) which is proportional to line voltage on CS to compensate the propagation delay effect. Thus, the output current can be equal at high and low line voltage.

**Quasi-Resonant Operation**

For improving converter's efficiency, the RT7302 detects valleys of the Drain-to-Source voltage ( $V_{DS}$ ) of main switch and turns on it near the selected valley. For the valley detections, a pulse of the "valley signal" is generated after a 500ns (typ.) delay time which starts at which the voltage ( $V_{ZCD}$ ) on ZCD pin goes down and reaches the voltage threshold ( $V_{ZCDT}$ , 0.4V typ.). During the rising of the  $V_{ZCD}$ , the  $V_{ZCD}$  must reach the voltage threshold ( $V_{ZCDA}$ , 0.5V typ.). Otherwise, no pulse of the "valley signal" is generated. Moreover, if the timing when the falling  $V_{ZCD}$  reaches  $V_{ZCDT}$  is not later than a mask time ( $t_{MASK}$ , 2 $\mu$ s typ.) then the valley signal will be masked and regards as no valley, as shown in Figure 4.




Figure 4. Valley Signal Generating Method

Figure 5 illustrates how valley signal triggers PWM. If no valley signal is detected for a long time, the next PWM is triggered by a starter circuit at the end of the interval ( $t_{START}$ , 130 $\mu$ s typ.) which starts at the rising edge of the previous PWM signal. A blanking time ( $t_{S(MIN)}$ , 8.5 $\mu$ s typ.), which starts at the rising edge of the previous PWM signal, limits minimum switching period. When the  $t_{S(MIN)}$  interval is on-going, all of valley signals are not allowed to trigger the next PWM signal. After the end of the  $t_{S(MIN)}$  interval, the coming valley will trigger the next PWM signal. If one or more valley signals are detected during the  $t_{S(MIN)}$  interval and no valley is detected after the end of the  $t_{S(MIN)}$  interval, the next PWM signal will be triggered automatically at the end of the  $t_{S(MIN)} + 5\mu$ s (typ.).




Figure 5. PWM Triggered Method

**HV Start-up Device**

An in-house design 500V start-up device is integrated in the RT7302 to minimize the power loss and shorten the start-up time. The HV start-up device will be turned on during start-up period and be turned off during normal operation. It guarantees fast start-up time and no power loss in this path during normal operation. A 10k $\Omega$  resistor is recommended to be connected in series with HV pin.

**Feed-Forward Compensation**

The MULT pin is a high impedance input pin used to detect the line input voltage. A proper voltage divider and a capacitor should be applied to sense the rectified input voltage at the output of bridge diode rectifier. Since the MULT voltage is proportional to the rectified input voltage, it is used to generate a feed-forward signal, the peak of the MULT voltage, to compensate the slope of the ramp,

which is the non-inverting input of the constant on-time comparator. This function reduces the operating COMP voltage range over full line input voltage range and extends the range of the allowed magnetize inductance.

### PWM Dimming Function

PWM dimmable function is embedded in the RT7302. When the MULT voltage ( $V_{MULT}$ ) <  $V_{MULT\_DIS}$ , the COMP pin will become high impedance and the regulation loop operates according to the voltage ( $V_{COMP}$ ). The loop will keep operation with the previous condition. When  $V_{MULT}$  >  $V_{MULT\_EN}$ , the internal amplifier resumes controlling the  $V_{COMP}$  for the regulation loop to provide the constant output current. Thus, the average output current is linearly proportional to the duty ratio of the PWM dimming signal

### Protections

#### LED Open-Circuit Protection

In an event of output open circuit, the converter will be shut down to prevent being damaged, and it will be auto-restarted when the output is recovered. Once the LED is open, the output voltage and  $V_{ZCD}$  will rise. When the sample-and-hold ZCD voltage ( $V_{ZCD\_SH}$ ) exceeds its OV threshold ( $V_{ZCD\_OVP}$ , 3.1V typ.), output OVP will be activated and the PWM output (GD pin) will be forced low to turn off the main switch.

If the output is still open-circuit when the converter restarts, the converter will be shut down again.

#### LED Short-Circuit Protection

LED short-circuit protection can be achieved by VDD UVLO and cycle-by-cycle current limitation. Once LED short-circuit failure occurs,  $V_{DD}$  drops related to the output voltage. When the  $V_{DD}$  is lower than falling UVLO threshold ( $V_{TH\_OFF}$ , 9V typ.), the converter will be shut down and it will be auto-restarted when the output is recovered.

#### Output Diode Short-Circuit Protection

When the output diode is damaged as short-circuit, the transformer will be led to magnetic saturation and the main switch will suffer from a high current stress. To avoid the above situation, an output diode short-circuit protection is built-in. When CS voltage  $V_{CS}$  exceeds the threshold

( $V_{CS\_SD}$  1.5 typ.) of the output diode short-circuit protection, the RT7302 will shut down the PWM output (GD pin) in few cycles to prevent the converter from damage. It will be auto-restarted when the failure condition is recovered.

#### VDD Under-Voltage Lockout (UVLO) and Over-Voltage Protection(VDD OVP)

The RT7302 will be enabled when VDD voltage ( $V_{DD}$ ) exceeds rising UVLO threshold ( $V_{TH\_ON}$ , 16V typ.) and disabled when  $V_{DD}$  is lower than falling UVLO threshold ( $V_{TH\_OFF}$ , 9V typ.).

When  $V_{DD}$  exceeds its over-voltage threshold ( $V_{OVP}$ , 27V typ.), the PWM output of the RT7302 is shut down. It will be auto-restarted when the  $V_{DD}$  is recovered to a normal level.

#### Over-Temperature Protection (OTP)

The RT7302 provides an internal OTP function to protect the controller itself from suffering thermal stress and permanent damage. It's not suggested to use the function as precise control of over temperature. Once the junction temperature is higher than the OTP threshold ( $T_{SD}$ , 150°C typ.), the controller will shut down until the temperature cools down by 30°C (typ.). Meanwhile, if  $V_{DD}$  reaches falling UVLO threshold voltage ( $V_{TH\_OFF}$ ), the controller will hiccup till the over-temperature condition is removed.

**Absolute Maximum Ratings** (Note 1)

- HV to GND ----- -0.3V to 500V
- VDD to GND ----- -0.3V to 30V
- GD to GND ----- -0.3V to 20V
- MULT, CS, ZCD, COMP to GND ----- -0.3V to 6V
- Power Dissipation,  $P_D$  @  $T_A = 25^\circ\text{C}$   
   SOP-8 ----- 0.48W
- Package Thermal Resistance (Note 2)  
   SOP-8,  $\theta_{JA}$  ----- 206.9°C/W
- Junction Temperature ----- 150°C
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)  
   HBM (Human Body Model) (Except HV pin) ----- 2kV  
   MM (Machine Model) ----- 200V

**Recommended Operating Conditions** (Note 4)

- Supply Input Voltage,  $V_{DD}$  ----- 12V to 25V
- COMP Voltage,  $V_{COMP}$  ----- 0.7V to 4.3V (Note 5)
- Junction Temperature Range ----- -40°C to 125°C

**Electrical Characteristics**

( $V_{DD} = 15V$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise specification)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>HV Start-up Section</b>						
HV Start-up Average Current	$I_{HV\_ST}$	$V_{DD} < V_{TH\_ON}$ , $V_{HV} = 100V$	0.8	--	--	mA
Off State Leakage Current		$V_{DD} = V_{TH\_ON} + 1V$ , $V_{HV} = 500V$	--	--	2	$\mu\text{A}$
<b>VDD Supply Current and Protections Section</b>						
VDD OVP Threshold Voltage	$V_{OVP}$		25.5	27	28.5	V
VDD OVP De-bounce Time		(Note 6)	--	10	--	$\mu\text{s}$
Rising UVLO Threshold Voltage	$V_{TH\_ON}$		15	16	17	V
Falling UVLO Threshold Voltage	$V_{TH\_OFF}$		8	9	10	V
Operating Supply Current	$I_{DD\_OP}$	$I_{ZCD} = 0$ , GD Open	--	--	3.5	mA
Start-up Current		$V_{DD} = V_{TH\_ON} - 1V$	--	--	30	$\mu\text{A}$
<b>ZCD Section</b>						
Lower Clamp Voltage		$I_{ZCD} = 0$ to $-2.5\text{mA}$	--	0	0.3	V
ZCD OVP Threshold Voltage	$V_{ZCD\_OVP}$	At the Knee Point (Note 6)	2.8	3.1	3.4	V
<b>Dimming Control Section</b>						
Enable Threshold Voltage	$V_{MULT\_EN}$	$V_{MULT}$ Rising	--	150	--	mV
Disable Threshold Voltage	$V_{MULT\_DIS}$	$V_{MULT}$ Falling	--	100	--	mV
De-bounce Time		(Note 6)	--	7	--	$\mu\text{s}$

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>Constant Current Control Section</b>						
Regulated factor for Constant-Current Control	K <sub>CC</sub>		0.245	0.25	0.255	V
Maximum COMP Voltage		I <sub>COMP</sub> < 30μA	4.5	--	--	V
Maximum COMP Sourcing Current	I <sub>COMP(MAX)</sub>	V <sub>COMP</sub> < 3.5V	--	62.5	--	μA
<b>Timing Control Section</b>						
Minimum On-Time	t <sub>ON(MIN)</sub>	I <sub>ZCD</sub> = -150μA	2.2	2.7	3.2	μs
Maximum On-Time	t <sub>ON(MAX)</sub>		29	47	65	μs
Minimum Switching Period	t <sub>S(MIN)</sub>		7	8.5	10	μs
Duration of Starter	t <sub>START</sub>	At No Valley Detected	75	130	300	μs
<b>Current Sense Section</b>						
Blanking Time	t <sub>LEB</sub>	LEB + Propagation Delay (Note 6)	240	400	570	ns
Output Diode Short-Circuit Protection Voltage Threshold at CS	V <sub>CS_SD</sub>	Shutdown when V <sub>CS</sub> > V <sub>CS_SD</sub> in 7 cycles.	--	1.5	--	V
CS Voltage Threshold for Peak Current Limitation	V <sub>CS_CL</sub>		0.93	1.03	1.13	V
Propagation Delay Compensation Factor	K <sub>PC</sub>	Sourcing I <sub>CS</sub> = I <sub>ZCD</sub> × K <sub>PC</sub> , I <sub>ZCD</sub> = -150μA	--	0.02	--	A/A
<b>Gate Driver Section</b>						
GD Voltage Rising Time	t <sub>R</sub>	C <sub>L</sub> = 1nF	--	60	80	ns
GD Voltage Falling Time	t <sub>F</sub>	C <sub>L</sub> = 1nF	--	40	70	ns
GD Output Clamping Voltage	V <sub>CLAMP</sub>	C <sub>L</sub> = 1nF	--	13	--	V
Internal GD Pull Low Resistor	R <sub>GD</sub>		--	40	--	kΩ
<b>Over-Temperature Protection Section</b>						
Over-Temperature Threshold	T <sub>SD</sub>	(Note 6)	--	150	--	°C
Over-Temperature Threshold Hysteresis	T <sub>SD_HYS</sub>	(Note 6)	--	30	--	°C

**Note 1.** Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.** θ<sub>JA</sub> is measured at T<sub>A</sub> = 25°C on a low effective thermal conductivity two-layer test board per JEDEC 51-3.

**Note 3.** Devices are ESD sensitive. Handling precaution is recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.


**Note 5.** Please refer to “Feed-Forward Compensation Design” in “Application Information”.

**Note 6.** Guaranteed by Design.




**Typical Application Circuit**

**Flyback Application Circuit**



**Buck-Boost Application Circuit**




**Table 1. Suggested Component Values**


C <sub>VDD</sub> ( $\mu$ F)	C <sub>COMP</sub> ( $\mu$ F)	C <sub>MULT</sub> (nF)	C <sub>ZCD</sub> (pF)	C <sub>CS</sub> (pF)	R <sub>HV</sub> (k $\Omega$ )	R <sub>M1</sub> (M $\Omega$ )	R <sub>M2</sub> (k $\Omega$ )	R <sub>GP</sub> (k $\Omega$ )	R <sub>G</sub> ( $\Omega$ )	R <sub>AUX</sub> ( $\Omega$ )
22	1	1	22	4.7 (optional)	10	7.5	51	10	47	10

Typical Operating Characteristics


I<sub>HV\_ST</sub> vs. Temperature




V<sub>OVP</sub> vs. Temperature




V<sub>TH\_ON</sub> vs. Temperature




V<sub>TH\_OFF</sub> vs. Temperature




I<sub>DD\_OP</sub> vs. Temperature




K<sub>CC</sub> vs. Temperature




**I<sub>COMP(MAX)</sub> vs. Temperature**




**t<sub>ON(MIN)</sub> vs. Temperature**




**t<sub>START</sub> vs. Temperature**




**V<sub>CS\_SD</sub> vs. Temperature**



**V<sub>CS\_CL</sub> vs. Temperature**



**K<sub>PC</sub> vs. Temperature**



## Application Information

### Output Current Setting

Considering the conversion efficiency, the programmed DC level of the average output current ( $I_{OUT}(t)$ ) can be derived as :

$$I_{OUT\_CC} = \frac{1}{2} \times \frac{N_P}{N_S} \times \frac{K_{CC}}{R_{CS}} \times CTR_{TX1}$$

$$CTR_{TX1} = \frac{I_{SEC\_PK}}{I_{PRI\_PK}} \times \frac{N_S}{N_P}$$

in which  $CTR_{TX1}$  is the current transfer ratio of the transformer TX1,  $I_{SEC\_PK}$  is the peak current of secondary side, and  $I_{PRI\_PK}$  is the peak current of the primary side.  $CTR_{TX1}$  can be estimated to be 0.9.

According to the above parameters, current sense resistor  $R_{CS}$  can be determined as the following equation :

$$R_{CS} = \frac{1}{2} \times \frac{N_P}{N_S} \times \frac{K_{CC}}{I_{OUT\_CC}} \times CTR_{TX1}$$

### Propagation Delay Compensation Design

The  $V_{CS}$  deviation ( $\Delta V_{CS}$ ) caused by propagation delay effect can be derived as :

$$\Delta V_{CS} = \frac{V_{IN} \times T_D \times R_{CS}}{L_m}$$

in which  $t_D$  is the delay period which includes the propagation delay of the RT7302 and the turn-off transition of the main MOSFET. The sourcing current from CS pin of the RT7302 ( $I_{CS}$ ) can be expressed as :

$$I_{CS} = K_{PC} \times V_{IN} \times \frac{N_A}{N_P} \times \frac{1}{R_{ZCD1}}$$

where  $N_A$  is the turns number of auxiliary winding.

$R_{PC}$  can be designed by :

$$R_{PC} = \frac{\Delta V_{CS}}{I_{CS}} = \frac{t_D \times R_{CS} \times R_{ZCD1}}{L_m \times K_{PC}} \times \frac{N_P}{N_A}$$

### Minimum On-Time Setting

The RT7302 limits a minimum on-time ( $t_{ON(MIN)}$ ) for each switching cycle. The  $t_{ON(MIN)}$  is a function of the sample-and-hold ZCD current ( $I_{ZCD\_SH}$ ) as following :

$$t_{ON(MIN)} \times I_{ZCD\_SH} = 375p \times sec \times A \text{ (typ.)}$$

$I_{ZCD\_SH}$  can be expressed as :

$$I_{ZCD\_SH} = \frac{V_{IN} \times N_A}{R_{ZCD1} \times N_P}$$

Thus,  $R_{ZCD1}$  can be determined by :

$$R_{ZCD1} = \frac{t_{ON(MIN)} \times V_{IN}}{375p} \times \frac{N_A}{N_P} \text{ (typ.)}$$

In addition, the current flowing out of ZCD pin must be lower than 2.5mA (typ.). Thus, the  $R_{ZCD1}$  is also determined by :

$$R_{ZCD1} > \frac{\sqrt{2} \times V_{AC(MAX)}}{2.5m} \times \frac{N_A}{N_P}$$

where the  $V_{AC(MAX)}$  is maximum input AC voltage.

### Output Over-Voltage Protection Setting

Output OVP is achieved by sensing the knee voltage on the auxiliary winding. It is recommended that output OV level ( $V_{OUT\_OVP}$ ) is set at 120% of nominal output voltage ( $V_{OUT}$ ). Thus,  $R_{ZCD1}$  and  $R_{ZCD2}$  can be determined by the equation as :

$$V_{OUT} \times \frac{N_A}{N_S} \times \frac{R_{ZCD2}}{R_{ZCD1} + R_{ZCD2}} \times 120\% = 3.1V \text{ (typ.)}$$

### Feed-Forward Compensation Design

The COMP voltage,  $V_{COMP}$ , can be derived from the following equations.

$$\begin{aligned} & \frac{1}{2} (V_{MULT\_pk})^2 \times \frac{t_{ON} + t_{OFF}}{t_s} \times G_{m\text{ramp}} \times t_{ON} \\ & = C_{\text{ramp}} \times V_{COMP} \end{aligned}$$

$V_{MULT\_pk}$  is the peak voltage on the MULT pin.  $G_{m\text{ramp}}$  is the trans-conductance of the ramp generator, and its typical value is 2.5 $\mu$ A/V.  $C_{\text{ramp}}$  is the capacitance of the ramp generator, and its typical value is 6.5pF. It is recommended to design  $V_{COMP(MIN)} = 1.2V$ . If the COMP voltage is over its recommended operating range (0.7V to 4.3V), output current regulation may be affected. Thus, the voltage divider resistors  $R_{M1}$  and  $R_{M2}$  can be determined according to the above parameters.

Table 2. Suggested Component Values Range

Component	Range of Typical Value (Tolerance < ±30%)
C <sub>VDD</sub>	10µF to 33µF
C <sub>COMP</sub>	1µF to 4.7µF
C <sub>MULT</sub>	10pF to 10nF (Dimming)
	1nF to 100nF (Non-dimming)
C <sub>ZCD</sub>	10pF to 22pF
C <sub>CS</sub>	NC to 22pF
R <sub>HV</sub>	10kΩ to 22kΩ
R <sub>M1</sub>	6.8MΩ to 8.2MΩ
R <sub>M2</sub>	47kΩ to 56kΩ
R <sub>GP</sub>	10kΩ to 22kΩ
R <sub>G</sub>	10Ω to 47Ω
R <sub>AUX</sub>	10Ω to 100Ω

**Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where T<sub>J(MAX)</sub> is the maximum junction temperature, T<sub>A</sub> is the ambient temperature, and θ<sub>JA</sub> is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ<sub>JA</sub>, is layout dependent. For SOP-8 package, the thermal resistance, θ<sub>JA</sub>, is 206.9°C/W on a standard JEDEC 51-3 two-layer thermal test board. The maximum power dissipation at T<sub>A</sub> = 25°C can be calculated by the following formula :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (206.9^\circ\text{C}/\text{W}) = 0.48\text{W for SOP-8 package}$$

The maximum power dissipation depends on the operating ambient temperature for fixed T<sub>J(MAX)</sub> and thermal resistance, θ<sub>JA</sub>. The derating curve in Figure 6 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Derating Curve of Maximum Power Dissipation

**Layout Considerations**

A proper PCB layout can abate unknown noise interference and EMI issue in the switching power supply. Please refer to the guidelines when designing a PCB layout for switching power supply.

- ▶ The current path(1) from input capacitor, transformer, MOSFET, R<sub>CS</sub> return to input capacitor is a high frequency current loop. The path(2) from GD pin, MOSFET, R<sub>CS</sub> return to input capacitor is also a high frequency current loop. They must be as short as possible to decrease noise coupling and kept a space to other low voltage traces, such as IC control circuit paths, especially. Besides, the path(3) between MOSFET ground(b) and IC ground(d) is recommended to be as short as possible, too.
- ▶ The path(4) from RCD snubber circuit to MOSFET is a high switching loop. Keep it as small as possible.
- ▶ The path(5) from input capacitor to HV pin is a high voltage loop. Keep a space from path(5) to other low voltage traces.
- ▶ It is good for reducing noise, output ripple and EMI issue to separate ground traces of input capacitor(a), MOSFET(b), auxiliary winding(c) and IC control circuit(d). Finally, connect them together on input capacitor ground(a). The areas of these ground traces should be kept large.

- ▶ Placing bypass capacitor for abating noise on IC is highly recommended. The capacitors  $C_{MULT}$ ,  $C_{COMP}$ ,  $C_{ZCD}$  and  $C_{CS}$  should be placed as close to the controller as possible.
- ▶ To minimize parasitic trace inductance and EMI, minimize the area of the loop connecting the secondary winding, the output diode, and the output filter capacitor. In addition, apply sufficient copper area at the anode and cathode terminal of the diode for heat-sinking. It is recommended to apply a larger area at the quiet cathode terminal. A large anode area will induce high-frequency radiated EMI.





Figure 7. PCB Layout Guide

**Outline Dimension**



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	4.801	5.004	0.189	0.197
B	3.810	3.988	0.150	0.157
C	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
H	0.170	0.254	0.007	0.010
I	0.050	0.254	0.002	0.010
J	5.791	6.200	0.228	0.244
M	0.400	1.270	0.016	0.050

**8-Lead SOP Plastic Package**

**Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City  
 Hsinchu, Taiwan, R.O.C.  
 Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.