Automotive Dual N-Channel 75 V (D-S) 175 °C MOSFET


PRODUCT SUMMARY	
V _{DS} (V)	75
$R_{DS(on)}(\Omega)$ at $V_{GS} = 10 \text{ V}$	0.050
$R_{DS(on)}(\Omega)$ at $V_{GS} = 4.5 \text{ V}$	0.066
I _D (A) per leg	8
Configuration	Dual


FEATURES

- TrenchFET® Power MOSFET
- AEC-Q101 Qualified^d
- 100 % Rq and UIS Tested
- Material categorization:
 For definitions of compliance please see www.vishay.com/doc?99912









ORDERING INFORMATION	
Package	PowerPAK SO-8L
Lead (Pb)-free and Halogen-free	SQJ980AEP-T1-GE3

ABSOLUTE MAXIMUM RATING	S (T _C = 25 °C, unles	s otherwise noted	d)		
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V _{DS}	75	V	
Gate-Source Voltage		V_{GS}	V _{GS} ± 20		
Continuous Drain Current ^a	T _C = 25 °C	1	17		
	T _C = 125 °C	Ι _D	10		
Continuous Source Current (Diode Conduction) ^a		I _S	30	Α	
Pulsed Drain Current ^b		I _{DM}	68		
Single Pulse Avalanche Current	1 0.1 ml l	I _{AS}	14		
Single Pulse Avalanche Energy	L = 0.1 mH	E _{AS}	10	mJ	
Maximum Power Dissipation ^b	T _C = 25 °C	Б	34	W	
Maximum Fower Dissipation-	T _C = 125 °C	P_{D}	11	VV	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175	°C	
Soldering Recommendations (Peak Temperature) ^{e, f}		_	260		

THERMAL RESISTANCE RATINGS				
PARAMETER		SYMBOL	LIMIT	UNIT
Junction-to-Ambient	PCB Mount ^c	R _{thJA}	85	°C/W
Junction-to-Case (Drain)		R_{thJC}	4.3	G/VV

Notes

- a. Package limited.
- b. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.
- c. When mounted on 1" square PCB (FR4 material).
- d. Parametric verification ongoing.
- e. See solder profile (www.vishay.com/doc?73257). The PowerPAK SO-8L is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection..
- f. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.




PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static				l		l .	·
Drain-Source Breakdown Voltage	V _{DS}	V _{GS}	= 0, I _D = 250 μA	75	-	-	V
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	- V _{GS} , I _D = 250 μA	1.5	2.0	2.5	V
Gate-Source Leakage	I _{GSS}	V _{DS} =	$0 \text{ V}, \text{ V}_{GS} = \pm 20 \text{ V}$	-	-	± 100	nA
		V _{GS} = 0 V	V _{DS} = 75 V	-	-	1	
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V	V _{DS} = 75 V, T _J = 125 °C	-	-	50	μΑ
		V _{GS} = 0 V	V _{DS} = 75 V, T _J = 175 °C	-	-	150	
On-State Drain Current ^a	I _{D(on)}	V _{GS} = 10 V	$V_{DS} \ge 5 V$	30	-	=-	Α
		V _{GS} = 10 V	I _D = 3.8 A	-	0.041	0.050	
Drain Source On State Resistance	B	V _{GS} = 10 V	I _D = 3.8 A, T _J = 125 °C	-	-	0.089	Ω
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 10 V	I _D = 3.8 A, T _J = 175 °C	-	-	0.116	
		V _{GS} = 4.5 V	I _D = 3.3 A	-	0.055	0.066	
Forward Transconductance ^b	9 _{fs}	V _{DS} = 15 V, I _D = 3.8 A		-	14	=-	S
Dynamic ^b							
Input Capacitance	C _{iss}			-	630	790	
Output Capacitance	C _{oss}	$V_{GS} = 0 V$	$V_{DS} = 35 \text{ V}, f = 1 \text{ MHz}$	-	84	105	pF
Reverse Transfer Capacitance	C _{rss}			-	36	45	
Total Gate Charge ^c	Qg			-	14	21	nC
Gate-Source Charge ^c	Q _{gs}	V _{GS} = 10 V	$V_{DS} = 35 \text{ V}, I_{D} = 9.7 \text{ A}$	-	2.3	-	
Gate-Drain Charge ^c	Q_{gd}			-	2.9	-	
Gate Resistance	R_g	f = 1 MHz		1.3	2.67	4	Ω
Turn-On Delay Time ^c	t _{d(on)}			-	9	14	
Rise Time ^c	t _r	V_{DD} = 35 V, R_L = 35 Ω $I_D \cong$ 1 A, V_{GEN} = 10 V, R_g = 1 Ω		-	10	15	ns
Turn-Off Delay Time ^c	t _{d(off)}			-	16	24	
Fall Time ^c	t _f]		-	12	18	
Source-Drain Diode Ratings and Char-	acteristics ^b						•
Pulsed Current ^a	I _{SM}					68	Α

Notes


- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS (T_A = 25 °C, unless otherwise noted)




Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current



Transfer Characteristics




Transconductance




Capacitance


TYPICAL CHARACTERISTICS (T_A = 25 °C, unless otherwise noted)




Gate Charge




Source Drain Diode Forward Voltage






On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage




Drain Source Breakdown vs. Junction Temperature



THERMAL RATINGS ($T_A = 25$ °C, unless otherwise noted)




Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient

THERMAL RATINGS (T_A = 25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Case

Note

- The characteristics shown in the two graphs
 - Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)
 - Normalized Transient Thermal Impedance Junction-to-Case (25 °C)

are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board - FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?62833.

PowerPAK® SO-8L


Ordering codes for the SQ rugged series power MOSFETs in the PowerPAK SO-8L package:

DATASHEET PART NUMBER	OLD ORDERING CODE ^a	NEW ORDERING CODE
SQJ200EP	-	SQJ200EP-T1_GE3
SQJ202EP	-	SQJ202EP-T1_GE3
SQJ401EP	SQJ401EP-T1-GE3	SQJ401EP-T1_GE3
SQJ402EP	SQJ402EP-T1-GE3	SQJ402EP-T1_GE3
SQJ403EEP	SQJ403EEP-T1-GE3	SQJ403EEP-T1_GE3
SQJ403EP	-	SQJ403EP-T1_GE3
SQJ410EP	SQJ410EP-T1-GE3	SQJ410EP-T1_GE3
SQJ412EP	SQJ412EP-T1-GE3	SQJ412EP-T1_GE3
SQJ416EP	-	SQJ416EP-T1_GE3
SQJ418EP	-	SQJ418EP-T1_GE3
SQJ422EP	SQJ422EP-T1-GE3	SQJ422EP-T1 GE3
SQJ423EP	-	SQJ423EP-T1_GE3
SQJ431EP	SQJ431EP-T1-GE3	SQJ431EP-T1_GE3
SQJ443EP	SQJ443EP-T1-GE3	SQJ443EP-T1_GE3
SQJ444EP	-	SQJ444EP-T1_GE3
SQJ446EP	-	SQJ446EP-T1 GE3
SQJ456EP	SQJ456EP-T1-GE3	SQJ456EP-T1 GE3
SQJ457EP	-	SQJ457EP-T1_GE3
SQJ459EP		SQJ459EP-T1_GE3
SQJ460AEP		SQJ460AEP-T1 GE3
	SQJ461EP-T1-GE3	SQJ461EP-T1 GE3
SQJ461EP	SQJ463EP-T1-GE3	
SQJ463EP		SQJ463EP-T1_GE3
SQJ465EP	SQJ465EP-T1-GE3	SQJ465EP-T1_GE3
SQJ469EP	SQJ469EP-T1-GE3	SQJ469EP-T1_GE3
SQJ474EP	<u>-</u>	SQJ474EP-T1_GE3
SQJ476EP	-	SQJ476EP-T1_GE3
SQJ479EP	-	SQJ479EP-T1_GE3
SQJ486EP	SQJ486EP-T1-GE3	SQJ486EP-T1_GE3
SQJ488EP	SQJ488EP-T1-GE3	SQJ488EP-T1_GE3
SQJ500AEP	SQJ500AEP-T1-GE3	SQJ500AEP-T1_GE3
SQJ840EP	SQJ840EP-T1-GE3	SQJ840EP-T1_GE3
SQJ844AEP	SQJ844AEP-T1-GE3	SQJ844AEP-T1_GE3
SQJ850EP	SQJ850EP-T1-GE3	SQJ850EP-T1_GE3
SQJ858AEP	SQJ858AEP-T1-GE3	SQJ858AEP-T1_GE3
SQJ868EP	-	SQJ868EP-T1_GE3
SQJ886EP	SQJ886EP-T1-GE3	SQJ886EP-T1_GE3
SQJ910AEP	SQJ910AEP-T1-GE3	SQJ910AEP-T1_GE3
SQJ912AEP	SQJ912AEP-T1-GE3	SQJ912AEP-T1_GE3
SQJ940EP	SQJ940EP-T1-GE3	SQJ940EP-T1_GE3
SQJ942EP	SQJ942EP-T1-GE3	SQJ942EP-T1_GE3
SQJ951EP	SQJ951EP-T1-GE3	SQJ951EP-T1_GE3
SQJ952EP	-	SQJ952EP-T1_GE3
SQJ956EP	SQJ956EP-T1-GE3	SQJ956EP-T1_GE3
SQJ960EP	SQJ960EP-T1-GE3	SQJ960EP-T1_GE3
SQJ963EP	SQJ963EP-T1-GE3	SQJ963EP-T1_GE3
SQJ968EP	SQJ968EP-T1-GE3	SQJ968EP-T1_GE3
SQJ980AEP	SQJ980AEP-T1-GE3	SQJ980AEP-T1_GE3
SQJ992EP	SQJ992EP-T1-GE3	SQJ992EP-T1_GE3


Note


a. Old ordering code is obsolete and no longer valid for new orders

PowerPAK® SO-8L Case Outline for Al Parts



TOPSIDE VIEW





BACKSIDE VIEW(DUAL)



DIM.		MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX		
Α	1.00	1.07	1.14	0.039	0.042	0.045		
A1	0.00	-	0.127	0.00	-	0.005		
b	0.33	0.41	0.48	0.013	0.016	0.019		
b1	0.44	0.51	0.58	0.017	0.020	0.023		
b2	4.80	4.90	5.00	0.189	0.193	0.197		
b3		0.094			0.004			
b4		0.47			0.019			
С	0.20	0.25	0.30	0.008	0.010	0.012		
D	5.00	5.13	5.25	0.197	0.202	0.207		
D1	4.80	4.90	5.00	0.189	0.193	0.197		
D2	3.86	3.96	4.06	0.152	0.156	0.160		
D3	1.63	1.73	1.83	0.064	0.068	0.072		
е		1.27 BSC			0.050 BSC			
Е	6.05	6.15	6.25	0.238	0.242	0.246		
E1	4.27	4.37	4.47	0.168	0.172	0.176		
E2	2.75	2.85	2.95	0.108	0.112	0.116		
F	-	-	0.15	-	-	0.006		
L	0.62	0.72	0.82	0.024	0.028	0.032		
L1	0.92	1.07	1.22	0.036	0.042	0.048		
K		0.51			0.020			
W		0.23			0.009			
W1	0.41				0.016			
W2	2.82			0.111				
W3		2.96			0.117			
q	0°	-	10°	0°	-	10°		

ECN: C15-1203-Rev. A, 07-Sep-15

DWG: 6044

Note

· Millimeters will gover



RECOMMENDED MINIMUM PAD FOR PowerPAK® SO-8L DUAL



Recommended Minimum Pads Dimensions in mm (inches) Keep-out 6.75 (0.266) x 7.75 (0.305)



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.