

# 32-Lane 8-Port PCle® Gen2 32-Lane 8-Port PCle® Gen2 System Interconnect Switch

# **89HPES32NT8BG2 Datasheet**

## **Device Overview**

The 89HPES32NT8BG2 is a member of the IDT family of PCI Express® switching solutions. The PES32NT8BG2 is a 32-lane, 8-port system interconnect switch optimized for PCI Express Gen2 packet switching in high-performance applications, supporting multiple simultaneous peer-to-peer traffic flows. Target applications include multi-host or intelligent I/O based systems where inter-domain communication is required, such as servers, storage, communications, and embedded systems.

### **Features**

## ◆ High Performance Non-Blocking Switch Architecture

- 32-lane, 8-port PCIe switch with flexible port configuration
- Integrated SerDes supports 5.0 GT/s Gen2 and 2.5 GT/s Gen1 operation
- Delivers up to 32 GBps (256 Gbps) of switching capacity
- Supports 128 Bytes to 2 KB maximum payload size
- Low latency cut-through architecture
- Supports one virtual channel and eight traffic classes

## Port Configurability

- Eight x4 switch ports
  - Adjacent x4 ports can be merged to achieve x8 port widths
- Automatic per port link width negotiation (x8 --> x4 --> x2 --> x1)
- Crosslink support
- Automatic lane reversal
- Per lane SerDes configuration
  - De-emphasis
  - · Receive equalization
  - Drive strength

#### Innovative Switch Partitioning Feature

- Supports up to 8 fully independent switch partitions
- Logically independent switches in the same device
- Configurable downstream port device numbering
- Supports dynamic reconfiguration of switch partitions
  - · Dynamic port reconfiguration downstream, upstream, non-transparent bridge
  - Dynamic migration of ports between partitions
  - Movable upstream port within and between switch partitions

## ◆ Non-Transparent Bridging (NTB) Support

- Supports up to 8 NT endpoints per switch, each endpoint can communicate with other switch partitions or external PCIe domains or CPUs
- 6 BARs per NT Endpoint
  - · Bar address translation

- All BARs support 32/64-bit base and limit address translation
- Two BARs (BAR2 and BAR4) support look-up table based address translation
- 32 inbound and outbound doorbell registers
- 4 inbound and outbound message registers
- Supports up to 64 masters
- Unlimited number of outstanding transactions

## Multicast

- Compliant with the PCI-SIG multicast
- Supports 64 multicast groups
- Supports multicast across non-transparent port
- Multicast overlay mechanism support
- ECRC regeneration support

#### Integrated Direct Memory Access (DMA) Controllers

- Supports up to 2 DMA upstream ports, each with 2 DMA channels
- Supports 32-bit and 64-bit memory-to-memory transfers
  - Fly-by translation provides reduced latency and increased performance over buffered approach
  - Supports arbitrary source and destination address alignment
  - Supports intra- as well as inter-partition data transfers using the non-transparent endpoint
- Supports DMA transfers to multicast groups
- Linked list descriptor-based operation
- Flexible addressing modes
  - Linear addressing
  - Constant addressing

## Quality of Service (QoS)

- Port arbitration
  - Round robin
- Request metering
  - IDT proprietary feature that balances bandwidth among switch ports for maximum system throughput
- High performance switch core architecture
  - · Combined Input Output Queued (CIOQ) switch architecture with large buffers

#### Clocking

- Supports 100 MHz and 125 MHz reference clock frequencies
- Flexible port clocking modes
  - · Common clock
  - · Non-common clock
  - · Local port clock with SSC (spread spectrum setting) and port reference clock input

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

### Hot-Plug and Hot Swap

- Hot-plug controller on all ports
  - · Hot-plug supported on all downstream switch ports
- All ports support hot-plug using low-cost external I<sup>2</sup>C I/O expanders
- Configurable presence-detect supports card and cable applications
- GPE output pin for hot-plug event notification
  - Enables SCI/SMI generation for legacy operating system support
- Hot-swap capable I/O

## Power Management

- Supports D0, D3hot and D3 power management states
- Active State Power Management (ASPM)
  - Supports L0, L0s, L1, L2/L3 Ready, and L3 link states
  - Configurable L0s and L1 entry timers allow performance/ power-savings tuning
- SerDes power savings
  - Supports low swing / half-swing SerDes operation
  - SerDes associated with unused ports are turned off
  - SerDes associated with unused lanes are placed in a low power state

#### Reliability, Availability, and Serviceability (RAS)

- ECRC support
- AER on all ports
- SECDED ECC protection on all internal RAMs
- End-to-end data path parity protection
- Checksum Serial EEPROM content protected
- Ability to generate an interrupt (INTx or MSI) on link up/down transitions

#### Initialization / Configuration

- Supports Root (BIOS, OS, or driver), Serial EEPROM, or SMBus switch initialization
- Common switch configurations are supported with pin strapping (no external components)
- Supports in-system Serial EEPROM initialization/programming

## On-Die Temperature Sensor

- Range of 0 to 127.5 degrees Celsius
- Three programmable temperature thresholds with over and under temperature threshold alarms
- Automatic recording of maximum high or minimum low temperature

## 9 General Purpose I/O

#### Test and Debug

- Ability to inject AER errors simplifies in system error handling software validation
- On-chip link activity and status outputs available for several ports
- Per port link activity and status outputs available using external I<sup>2</sup>C I/O expander for all remaining ports
- Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG

## Standards and Compatibility

- PCI Express Base Specification 2.1 compliant
- Implements the following optional PCI Express features
  - Advanced Error Reporting (AER) on all ports
  - End-to-End CRC (ECRC)
  - Access Control Services (ACS)
  - · Device Serial Number Enhanced Capability
  - · Sub-System ID and Sub-System Vendor ID Capability
  - · Internal Error Reporting
  - Multicast
  - VGA and ISA enable
  - L0s and L1 ASPM
  - ARI

## Power Supplies

- Requires three power supply voltages (1.0V, 2.5V, and 3.3V)
- Packaged in a 23mm x 23mm 484-ball Flip Chip BGA with 1mm ball spacing

## **Product Description**

With Non-Transparent Bridging functionality and innovative Switch Partitioning feature, the PES32NT8BG2 allows true multi-host or multi-processor communications in a single device. Integrated DMA controllers enable high-performance system design by off-loading data transfer operations across memories from the processors. Each lane is capable of 5 GT/s link speed in both directions and is fully compliant with PCI Express Base Specification 2.1.

A non-transparent bridge (NTB) is required when two PCI Express domains need to communicate to each other. The main function of the NTB block is to initialize and translate addresses and device IDs to allow data exchange across PCI Express domains. The major functionalities of the NTB block are summarized in Table 1.

## **Block Diagram**




Figure 1 PES32NT8BG2 Block Diagram

Function	Number	Description			
NTB ports	Up to 8	Each device can be configured to have up to 8 NTB functions and can support up to 8 CPUs/roots.			
Mapping table entries	Up to 64 for entire device	Each device can have up to 64 masters ID for address and ID translations.			
Mapping windows	Six 32-bits or three 64-bits	Each NT port has six BARs, where each BAR opening an NT window to another domain.			
Address translation	Direct-address and lookup table translations	Lookup-table translation divides the BAR aperture into up to 24 segments, where each segment has independent translation programming and is associated with an entry in a look-up table.			
Doorbell registers	32 bits	Doorbell register is used for event signaling between domains, where an outbound doorbell bit sets a corresponding bit at the inbound doorbell in the other domain.			
Message registers	4 inbound and out- bound registers of 32-bits	Message registers allow mailbox message passing between domains message placed in the inbound register will be seen at the outbound register at the other domain.			

Table 1 Non-Transparent Bridge Function Summary

#### **SMBus Interface**

The PES32NT8BG2 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES32NT8BG2, allowing every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration register values of the PES32NT8BG2 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is also used by an external Hot-Pluq I/O expander.

Each of the two SMBus interfaces contain an SMBus clock pin and an SMBus data pin. In addition, the slave SMBus has the SSMBADDR2 pin. As shown in Figure 2, the master and slave SMBuses may only be used in a split configuration. In the split configuration, the master and slave SMBuses operate as two independent buses; thus, multi-master arbitration is not required. The SMBus master interface does not support SMBus arbitration. As a result, the switch's SMBus master must be the only master in the SMBus lines that connect to the serial EEPROM and I/O expander slaves.




Figure 2 Split SMBus Interface Configuration

### **Hot-Plug Interface**

The PES32NT8BG2 supports PCI Express Hot-Plug on each downstream port. To reduce the number of pins required on the device, the PES32NT8BG2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES32NT8BG2 generates an SMBus transaction to the I/O expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on the IOEXPINTN input pin (alternate function of GPIO) of the PES32NT8BG2. In response to an I/O expander interrupt, the PES32NT8BG2 generates an SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.

### **General Purpose Input/Output**

The PES32NT8BG2 provides 9 General Purpose I/O (GPIO) pins that may be individually configured as general purpose inputs, general purpose outputs, or alternate functions. All GPIO pins are shared with other on-chip functions. These alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.

## **Pin Description**

The following tables list the functions of the pins provided on the PES32NT8BG2. Some of the functions listed may be multiplexed onto the same pin. The active polarity of a signal is defined using a suffix. Signals ending with an "N" are defined as being active, or asserted, when at a logic zero (low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level. Differential signals end with a suffix "N" or "P." The differential signal ending in "P" is the positive portion of the differential pair and the differential signal ending in "N" is the negative portion of the differential pair.

Note: Pin [x] of a port refers to a lane. For port 0, PE00RN[0] refers to lane 0, PE00RN[1] refers to lane 1, etc.

Signal	Туре	Name/Description					
PE00RN[3:0] PE00RP[3:0]	I	PCI Express Port 0 Serial Data Receive. Differential PCI Express receive pairs for port 0.					
PE00TN[3:0] PE00TP[3:0]	0	PCI Express Port 0 Serial Data Transmit. Differential PCI Express transmit pairs for port 0.					
PE02RN[3:0] PE02RP[3:0]	I	PCI Express Port 2 Serial Data Receive. Differential PCI Express receive pairs for port 2.					
PE02TN[3:0] PE02TP[3:0]	0	PCI Express Port 2 Serial Data Transmit. Differential PCI Express transmit pairs for port 2.					
PE04RN[3:0] PE04RP[3:0]	I	PCI Express Port 4 Serial Data Receive. Differential PCI Express receive pairs for port 4.					
PE04TN[3:0] PE04TP[3:0]	0	PCI Express Port 4 Serial Data Transmit. Differential PCI Express transmit pairs for port 4.					
PE06RN[3:0] PE06RP[3:0]	I	PCI Express Port 6 Serial Data Receive. Differential PCI Express receive pairs for port 6.					
PE06TN[3:0] PE06TP[3:0]	0	PCI Express Port 6 Serial Data Transmit. Differential PCI Express transmit pairs for port 6.					
PE08RN[3:0] PE08RP[3:0]	I	PCI Express Port 8 Serial Data Receive. Differential PCI Express receive pairs for port 8.					
PE08TN[3:0] PE08TP[3:0]	0	PCI Express Port 8 Serial Data Transmit. Differential PCI Express transmit pairs for port 8.					
PE12RN[3:0] PE12RP[3:0]	I	PCI Express Port 12 Serial Data Receive. Differential PCI Express receive pairs for port 12.					
PE12TN[3:0] PE12TP[3:0]	0	PCI Express Port 12 Serial Data Transmit. Differential PCI Express transmit pairs for port 12.					
PE16RN[3:0] PE16RP[3:0]	I	PCI Express Port 16 Serial Data Receive. Differential PCI Express receive pairs for port 16.					
PE16TN[3:0] PE16TP[3:0]	0	PCI Express Port 16 Serial Data Transmit. Differential PCI Express transmit pairs for port 16.					
PE20RN[3:0] PE20RP[3:0]	I	PCI Express Port 20 Serial Data Receive. Differential PCI Express receive pairs for port 20.					
PE20TN[3:0] PE20TP[3:0]	0	PCI Express Port 20 Serial Data Transmit. Differential PCI Express transmit pairs for port 20.					

Table 2 PCI Express Interface Pins

Signal	Туре	Name/Description				
GCLKN[1:0] GCLKP[1:0]	I	Global Reference Clock. Differential reference clock input pairs. This clock is used as the reference clock by on-chip PLLs to generate the clocks required for the system logic. The frequency of the differential reference clock is determined by the GCLKFSEL signal.  Note: Both pairs of the Global Reference Clocks must be connected to and derived from the same clock source. Refer to the Overview section of Chapter 2 in the PES32NT8xG2 User Manual for additional details.				
P00CLKN P00CLKP	I	<b>Port Reference Clock</b> . Differential reference clock pair associated with port 0.				
P02CLKN P02CLKP	I	Port Reference Clock. Differential reference clock pair associated with port 2.				
P04CLKN P04CLKP	I	Port Reference Clock. Differential reference clock pair associated with port 4.				

Table 3 Reference Clock Pins

Signal	Туре	Name/Description			
MSMBCLK	I/O	Master SMBus Clock. This bidirectional signal is used to synchronize transfers or master SMBus. It is active and generating the clock only when the EEPROM or I/V Expanders are being accessed.			
MSMBDAT	I/O	Master SMBus Data. This bidirectional signal is used for data on the master SMBus.			
SSMBADDR[2]	I	Slave SMBus Address. This pin determines the SMBus address to which the slave SMBus interface responds.			
SSMBCLK	I/O	Slave SMBus Clock. This bidirectional signal is used to synchronize transfers on the slave SMBus.			
SSMBDAT	I/O	Slave SMBus Data. This bidirectional signal is used for data on the slave SMBus.			

Table 4 SMBus Interface Pins

Signal	Туре	Name/Description
GPIO[0]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: PARTOPERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition. 2nd Alternate function pin name: P16LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 16 Link Up Status output.
GPIO[1]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: PART1PERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition. 2nd Alternate function pin name: P16ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 16 Link Active Status Output.
GPIO[2]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: PART2PERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition. 2nd Alternate function pin name: P4LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 4 Link Up Status output.
GPIO[3]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: PART3PERSTN 1st Alternate function pin type: Input/Output 1st Alternate function: Assertion of this signal initiated a partition fundamental reset in the corresponding partition. 2nd Alternate function pin name: P4ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 4 Link Active Status Output.
GPIO[4]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: FAILOVER0 1st Alternate function pin type: Input 1st Alternate function: When this signal changes state and the corresponding failover capability is enabled, a failover event is signaled. 2nd Alternate function pin name: POLINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 0 Link Up Status output.
GPIO[5]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: GPEN 1st Alternate function pin type: Output 1st Alternate function: Hot-plug general purpose even output. 2nd Alternate function pin name: POACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 0 Link Active Status Output.

Table 5 General Purpose I/O Pins (Part 1 of 2)

Signal	Туре	Name/Description					
GPIO[6]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: FAILOVER1 1st Alternate function pin type: Input 1st Alternate function: When this signal changes state and the corresponding failover capability is enabled, a failover event is signaled. 2nd Alternate function pin name: FAILOVER3 2nd Alternate function pin type: Input 2nd Alternate function: When this signal changes state and the corresponding failover capability is enabled, a failover event is signaled.					
GPIO[7]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: FAILOVER2 1st Alternate function pin type: Input 1st Alternate function: When this signal changes state and the corresponding failover capability is enabled, a failover event is signaled. 2nd Alternate function pin name: P8LINKUPN 2nd Alternate function pin type: Output 2nd Alternate function: Port 8 Link Up Status output.					
GPIO[8]	I/O	General Purpose I/O. This pin can be configured as a general purpose I/O pin. 1st Alternate function pin name: IOEXPINTN 1st Alternate function pin type: Input 1st Alternate function: IO expander interrupt. 2nd Alternate function pin name: P8ACTIVEN 2nd Alternate function pin type: Output 2nd Alternate function: Port 8 Link Active Status Output.					

Table 5 General Purpose I/O Pins (Part 2 of 2)

Signal	Туре	Name/Description				
STK0CFG0	I	Stack 0 Configuration. This pin selects the configuration of stack 0.				
STK1CFG0	I	Stack 1 Configuration. This pin selects the configuration of stack 1.				
STK2CFG0	I	Stack 2 Configuration. This pin selects the configuration of stack 2.				
STK3CFG0	I	Stack 3 Configuration. This pin selects the configuration of stack 3.				

Table 6 Stack Configuration Pins

Signal	Туре	Name/Description			
CLKMODE[1:0]	I	<b>Clock Mode.</b> These signals determine the port clocking mode used by ports of the device.			
GCLKFSEL	I	Global Clock Frequency Select. These signals select the frequency of the GCLKP and GCLKN signals.  0x0 100 MHz  0x1 125 MHz			

Table 7 System Pins (Part 1 of 2)

Signal	Туре	Name/Description				
PERSTN	I	Fundamental Reset. Assertion of this signal resets all logic inside the device.				
RSTHALT	I	Reset Halt. When this signal is asserted during a switch fundamental reset sequence, the switch remains in a quasi-reset state with the Master and Slave SMBuses active. This allows software to read and write registers internal to the device before normal device operation begins. The device exits the quasi-reset state when the RSTHALT bit is cleared in the SWCTL register by an SMBus master.				
SWMODE[3:0]	I	Switch Mode. These configuration pins determine the switch operating mode.  These pins should be static and not change following the negation of PERSTN.  0x0 - Single partition  0x1 - Single partition with Serial EEPROM initialization  0x2 - Single partition with Serial EEPROM Jump 0 initialization  0x3 - Single partition with Serial EEPROM Jump 1 initialization  0x4 through 0x7 - Reserved  0x8 - Single partition with reduced latency  0x9 - Single partition with Serial EEPROM initialization and reduced latency  0xA - Multi-partition with Unattached ports  0xB - Multi-partition with Unattached ports and I <sup>2</sup> C Reset  0xC - Multi-partition with Unattached ports and Serial EEPROM initialization  0xD - Multi-partition with Unattached ports with I <sup>2</sup> C Reset and Serial EEPROM initialization  0xE - Multi-partition with Disabled ports  0xF - Multi-partition with Disabled ports and Serial EEPROM initialization				

Table 7 System Pins (Part 2 of 2)

Signal	Туре	Name/Description			
JTAG_TCK	I	JTAG Clock. This is an input test clock used to clock the shifting of data into or out of the boundary scan logic or JTAG Controller. JTAG_TCK is independent of the system clock with a nominal 50% duty cycle.			
JTAG_TDI	I	JTAG Data Input. This is the serial data input to the boundary scan logic or JTAG Controller.			
JTAG_TDO	0	JTAG Data Output. This is the serial data shifted out from the boundary scan logic or JTAG Controller. When no data is being shifted out, this signal is tri-stated.			
JTAG_TMS	I	JTAG Mode. The value on this signal controls the test mode select of the boundary scan logic or JTAG Controller.			
JTAG_TRST_N	I	JTAG Reset. This active low signal asynchronously resets the boundary scan logic and JTAG TAP Controller. An external pull-up on the board is recommended to meet the JTAG specification in cases where the tester can access this signal. However, for systems running in functional mode, one of the following should occur:  1) actively drive this signal low with control logic  2) statically drive this signal low with an external pull-down on the board			

Table 8 Test Pins

Signal	Туре	Name/Description				
REFRES[7:0]	_	External Reference Resistor. Reference for the corresponding SerDes bias currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should be connected from this pin to ground and isolated from any source of noise injection. Each bit of this signal corresponds to a SerDes quad, e.g., REFRES[5] is the reference resistor for SerDes quad 5.				
REFRESPLL	_	PLL External Reference Resistor. Provides a reference for the PLL bias currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should be connected from this pin to ground and isolated from any source of noise injection.				
V <sub>DD</sub> CORE	_	Core V <sub>DD.</sub> Power supply for core logic (1.0V).				
V <sub>DD</sub> I/O	_	I/O V <sub>DD.</sub> LVTTL I/O buffer power supply (3.3V).				
V <sub>DD</sub> PEA	_	PCI Express Analog Power. Serdes analog power supply (1.0V).				
V <sub>DD</sub> PEHA	_	PCI Express Analog High Power. Serdes analog power supply (2.5V).				
V <sub>DD</sub> PETA	_	PCI Express Transmitter Analog Voltage. Serdes transmitter analog power supply (1.0V).				
V <sub>SS</sub>	_	Ground.				

Table 9 Power, Ground, and SerDes Resistor Pins

## **Pin Characteristics**

**Note:** Some input pads of the switch do not contain internal pull-ups or pull-downs. Unused SMBus and System inputs should be tied off to appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, floating pins can cause a slight increase in power consumption. Unused Serdes (Rx and Tx) pins should be left floating. Finally, No Connection pins should not be connected.

Function	Pin Name	Туре	Buffer	I/O Type	Internal Resistor <sup>1</sup>	Notes
PCI Express Interface	PE00RN[3:0]	ı	PCIe	Serial Link		Note: Unused SerDes pins can be left floating
	PE00RP[3:0]	I	differential <sup>2</sup>			
	PE00TN[3:0]	0				
	PE00TP[3:0]	0				
	PE02RN[3:0]	I				
	PE02RP[3:0]	I				
	PE02TN[3:0]	0				
	PE02TP[3:0]	0				
	PE04RN[3:0]	I				
	PE04RP[3:0]	I				
	PE04TN[3:0]	0				
	PE04TP[3:0]	0				
	PE06RN[3:0]	I				
	PE06RP[3:0]	I				
	PE06TN[3:0]	0				
	PE06TP[3:0]	0				
	PE08RN[3:0]	I				
	PE08RP[3:0]	I				
	PE08TN[3:0]	0				
	PE08TP[3:0]	0				
	PE12RN[3:0]	I				
	PE12RP[3:0]	I				
	PE12TN[3:0]	0				
	PE12TP[3:0]	0				
	PE16RN[3:0]	I				
	PE16RP[3:0]	I				
	PE16TN[3:0]	0				
	PE16TP[3:0]	0				
PCI Express Interface	PE20RN[3:0]	I	PCIe	Serial Link		
(cont.)	PE20RP[3:0]	I	differential			
	PE20TN[3:0]	0				
	PE20TP[3:0]	0				

Table 10 Pin Characteristics (Part 1 of 2)

Function	Pin Name	Туре	Buffer	I/O Type	Internal Resistor <sup>1</sup>	Notes	
Reference Clocks	GCLKN[1:0]	I	HCSL	Diff. Clock		Refer to Table 11	
	GCLKP[1:0]	1		Input		Note: Unused port	
	P00CLKN	1				clock pins should be	
	P00CLKP	I				connected to Vss on the board.	
	P02CLKN	1				the board.	
	P02CLKP	I				1	
	P04CLKN	I					
	P04CLKP	I					
SMBus	MSMBCLK	I/O	LVTTL	STI <sup>3</sup>		used, these signals mus	
	MSMBDAT	I/O		STI	external resisto	n the board using an or or current source in h the SMBus specifica-	
	SSMBADDR[2]	I			pull-up		
	SSMBCLK	I/O		STI		used, these signals mus	
	SSMBDAT	I/O		STI	be pulled up on the board using a external resistor or current source accordance with the SMBus spection.		
General Purpose I/O	GPIO[8:0]	I/O	LVTTL	STI, High Drive	pull-up	Unused pins can be le floating.	
Stack Configuration	STK0CFG0	I	LVTTL	Input	pull-down	Unused pins can be let	
	STK1CFG0	1				floating.	
	STK2CFG0	1					
	STK3CFG0	I					
System Pins	CLKMODE[1:0]	I	LVTTL	Input	pull-up	Unused pins can be le	
	GCLKFSEL	I			pull-down	floating.	
	PERSTN	1				Schmitt trigger	
	RSTHALT	I			pull-down	Unused pins can be le	
	SWMODE[3:0]	1			pull-down	floating.	
EJTAG / JTAG	JTAG_TCK	I	LVTTL	STI	pull-up	Unused pins can be le	
	JTAG_TDI	I		STI	pull-up	floating.	
	JTAG_TDO	0				1	
	JTAG_TMS	I		STI	pull-up	1	
	JTAG_TRST_N	I		STI	pull-up		
SerDes Reference Resisors	REFRES[7:0] REFRESPLL	_ _	Analog			Unused pins should b connected to Vss on the board.	

## Table 10 Pin Characteristics (Part 2 of 2)

 $<sup>^{1.}</sup>$  Internal resistor values under typical operating conditions are 92K  $\Omega$  for pull-up and 91K  $\Omega$  for pull-down.

 $<sup>^{2\</sup>cdot}$  All receiver pins set the DC common mode voltage to ground. All transmitters must be AC coupled to the media.

<sup>&</sup>lt;sup>3.</sup> Schmitt Trigger Input (STI).

# Logic Diagram — PES32NT8BG2




Figure 3 PES32NT8BG2 Logic Diagram

# **System Clock Parameters**

Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 16 and 15.

Parameter	Description	Condition	Min	Typical	Max	Unit
Refclk <sub>FREQ</sub>	Input reference clock frequency range		100		125 <sup>1</sup>	MHz
T <sub>C-RISE</sub>	Rising edge rate	Differential	0.6		4	V/ns
T <sub>C-FALL</sub>	Falling edge rate	Differential	0.6		4	V/ns
V <sub>IH</sub>	Differential input high voltage	Differential	+150			mV
V <sub>IL</sub>	Differential input low voltage	Differential			-150	mV
V <sub>CROSS</sub>	Absolute single-ended crossing point voltage	Single-ended	+250		+550	mV
V <sub>CROSS-DELTA</sub>	Variation of V <sub>CROSS</sub> over all rising clock edges	Single-ended			+140	mV
$V_{RB}$	Ring back voltage margin	Differential	-100		+100	mV
T <sub>STABLE</sub>	Time before V <sub>RB</sub> is allowed	Differential	500			ps
T <sub>PERIOD-AVG</sub>	Average clock period accuracy		-300		2800	ppm
T <sub>PERIOD-ABS</sub>	Absolute period, including spread-spectrum and jitter		9.847		10.203	ns
T <sub>CC-JITTER</sub>	Cycle to cycle jitter				150	ps
V <sub>MAX</sub>	Absolute maximum input voltage				+1.15	V
V <sub>MIN</sub>	Absolute minimum input voltage		-0.3			V
Duty Cycle	Duty cycle		40		60	%
Rise/Fall Matching	Single ended rising Refclk edge rate versus falling Refclk edge rate			20		%
Z <sub>C-DC</sub>	Clock source output DC impedance		40		60	Ω

Table 11 Input Clock Requirements

**Note:** Refclk jitter compliant to PCIe Gen2 Common Clock architecture is adequate for the GCLKN/P[x] and PE[x]CLKN/P pins of this IDT PCIe switch. This same jitter specification is applicable when interfacing the switch to another IDT switch in a Separate (Non-Common) Clock architecture.

# **AC Timing Characteristics**

Parameter	<b>Description</b>		Gen 1			Units		
	Description	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Offics
PCIe Transmit								
UI	Unit Interval	399.88	400	400.12	199.94	200	200.06	ps
T <sub>TX-EYE</sub>	Minimum Tx Eye Width	0.75			0.75			UI
T <sub>TX-EYE-MEDIAN-to-</sub> MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median			0.125				UI

Table 12 PCIe AC Timing Characteristics (Part 1 of 2)

<sup>&</sup>lt;sup>1.</sup> The input clock frequency will be either 100 or 125 MHz depending on signal GCLKFSEL.

Parameter	Decembries		Gen 1			Gen 2		Units
Parameter	Description	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Units
T <sub>TX-RISE</sub> , T <sub>TX-FALL</sub>	TX Rise/Fall Time: 20% - 80%	0.125			0.15			UI
T <sub>TX-</sub> IDLE-MIN	Minimum time in idle	20			20			UI
T <sub>TX-IDLE-SET-TO-</sub> IDLE	Maximum time to transition to a valid Idle after sending an Idle ordered set			8			8	ns
T <sub>TX-IDLE-TO-DIFF-</sub>	Maximum time to transition from valid idle to diff data	8				8	ns	
T <sub>TX-SKEW</sub>	Transmitter data skew between any 2 lanes			1.3			1.3	ns
T <sub>MIN-PULSED</sub>	Minimum Instantaneous Lone Pulse Width	NA		0.9			UI	
T <sub>TX-HF-DJ-DD</sub>	Transmitter Deterministic Jitter > 1.5MHz Bandwidth	NA					0.15	UI
T <sub>RF-MISMATCH</sub>	Rise/Fall Time Differential Mismatch	NA					0.1	UI
PCIe Receive		•			•			
UI	Unit Interval	399.88	400	400.12	199.94		200.06	ps
T <sub>RX-EYE</sub> (with jitter)	Minimum Receiver Eye Width (jitter tolerance)	0.4			0.4			UI
T <sub>RX-EYE-MEDIUM</sub> TO MAX JITTER	Max time between jitter median & max deviation			0.3				UI
T <sub>RX-SKEW</sub>	Lane to lane input skew			20			8	ns
T <sub>RX-HF-RMS</sub>	1.5 — 100 MHz RMS jitter (common clock)		NA				3.4	ps
T <sub>RX-HF-DJ-DD</sub>	Maximum tolerable DJ by the receiver (common clock)	NA				88	ps	
T <sub>RX-LF-RMS</sub>	10 KHz to 1.5 MHz RMS jitter (common clock)	NA				4.2	ps	
T <sub>RX-MIN-PULSE</sub>	Minimum receiver instantaneous eye width		NA		0.6			UI

Table 12 PCIe AC Timing Characteristics (Part 2 of 2)

<sup>&</sup>lt;sup>1.</sup> Minimum, Typical, and Maximum values meet the requirements under PCI Express Base Specification 2.1.

Signal	Symbol	Reference Edge	Min	Max	Unit	Timing Diagram Reference
GPIO						
GPIO[8:0] <sup>1</sup>	Tpw_13b <sup>2</sup>	None	50	_	ns	See Figure 4.

Table 13 GPIO AC Timing Characteristics

 $<sup>^{\</sup>rm 2.}$  The values for this symbol were determined by calculation, not by testing.




Figure 4 GPIO AC Timing Waveform

 $<sup>^{1}\</sup>cdot$  GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if they are asynchronous.

Signal	Symbol	Reference Edge	Min	Max	Unit	Timing Diagram Reference
JTAG						
JTAG_TCK	Tper_16a	none	50.0	_	ns	See Figure 5.
	Thigh_16a, Tlow_16a		10.0	25.0	ns	
JTAG_TMS <sup>1</sup> ,	Tsu_16b	JTAG_TCK rising	2.4	_	ns	
JTAG_TDI	Thld_16b		1.0	_	ns	
JTAG_TDO	Tdo_16c	JTAG_TCK falling	_	20	ns	
	Tdz_16c <sup>2</sup>		_	20	ns	
JTAG_TRST_N	Tpw_16d <sup>2</sup>	none	25.0	_	ns	

#### Table 14 JTAG AC Timing Characteristics

<sup>&</sup>lt;sup>2.</sup> The values for this symbol were determined by calculation, not by testing.




Figure 5 JTAG AC Timing Waveform

<sup>1.</sup> The JTAG specification, IEEE 1149.1, recommends that JTAG\_TMS should be held at 1 while the signal applied at JTAG\_TRST\_N changes from 0 to 1. Otherwise, a race may occur if JTAG\_TRST\_N is deasserted (going from low to high) on a rising edge of JTAG\_TCK when JTAG\_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state.

## **Recommended Operating Temperature**

Grade	Temperature				
Commercial	0°C to +70°C Ambient				
Industrial	-40°C to +85°C Ambient				

Table 15 PES32NT8BG2 Operating Temperatures

# Recommended Operating Supply Voltages — Commercial Temperature

Symbol	Parameter	Minimum	Typical	Maximum	Unit
V <sub>DD</sub> CORE	Internal logic supply	0.9	1.0	1.1	V
V <sub>DD</sub> I/O	I/O supply except for SerDes	3.125	3.3	3.465	V
V <sub>DD</sub> PEA <sup>1</sup>	PCI Express Analog Power	0.95	1.0	1.1	V
V <sub>DD</sub> PEHA <sup>2</sup>	PCI Express Analog High Power	2.25	2.5	2.75	V
V <sub>DD</sub> PETA <sup>1</sup>	PCI Express Transmitter Analog Voltage	0.95	1.0	1.1	V
V <sub>SS</sub>	Common ground	0	0	0	V

Table 16 PES32NT8BG2 Operating Voltages — Commercial Temperature

# Recommended Operating Supply Voltages — Industrial Temperature

Symbol	Parameter	Minimum	Typical	Maximum	Unit
V <sub>DD</sub> CORE	Internal logic supply	0.9	1.0	1.1	V
V <sub>DD</sub> I/O	I/O supply except for SerDes	3.125	3.3	3.465	V
V <sub>DD</sub> PEA <sup>1</sup>	PCI Express Analog Power	0.95	1.0	1.05	V
V <sub>DD</sub> PEHA <sup>2</sup>	PCI Express Analog High Power	2.25	2.5	2.75	V
V <sub>DD</sub> PETA <sup>1</sup>	PCI Express Transmitter Analog Voltage	0.95	1.0	1.1	V
V <sub>SS</sub>	Common ground	0	0	0	V

Table 17 PES32NT8BG2 Operating Voltages — Industrial Temperature

# Power-Up/Power-Down Sequence

During power supply ramp-up,  $V_{DD}CORE$  must remain at least 1.0V below  $V_{DD}I/O$  at all times. There are no other power-up sequence requirements for the various operating supply voltages.

The power-down sequence can occur in any order.

 $<sup>^{1.}</sup>$  V<sub>DD</sub>PEA and V<sub>DD</sub>PETA should have no more than 25mV<sub>peak-peak</sub> AC power supply noise superimposed on the 1.0V nominal DC value.

<sup>&</sup>lt;sup>2.</sup> V<sub>DD</sub>PEHA should have no more than 50mV<sub>peak-peak</sub> AC power supply noise superimposed on the 2.5V nominal DC value.

 $<sup>^{1.}</sup>$  V<sub>DD</sub>PEA and V<sub>DD</sub>PETA should have no more than 25mV<sub>peak-peak</sub> AC power supply noise superimposed on the 1.0V nominal DC value.

 $<sup>^{2\</sup>cdot}$  V<sub>DD</sub>PEHA should have no more than 50mV<sub>peak-peak</sub> AC power supply noise superimposed on the 2.5V nominal DC value.

## **Power Consumption**

Typical power is measured under the following conditions: 25°C Ambient, 35% total link usage on all ports, typical voltages defined in Table 16 (and also listed below).

Maximum power is measured under the following conditions: 70°C Ambient, 85% total link usage on all ports, maximum voltages defined in Table 16 (and also listed below).

Number of Active Lanes per Port				Core Supply		PCIe Analog Supply PCIe Analog High Supply PCIe Transmitte Supply				Transmitter		Transmitter		Transmitter I/O		I/O S	upply	То	tal
		Тур 1.0V	Max 1.1V	Typ 1.0V	Max 1.1V	Typ 2.5V	Max 2.75V	Тур 1.0V	Max 1.1V	Typ 3.3V	Max 3.465	Typ Power	Max Power						
x8/x8/x8/x4/x4	mA	2486	3400	1623	1806	230	234	679	729	3	5								
(Full Swing)	Watts	2.49	3.74	1.62	1.99	0.58	0.64	0.68	0.80	0.01	0.02	5.38	7.19						
x8/x8/x8/x4/x4	mA	2486	3400	1396	1553	230	234	353	379	3	5								
(Half Swing)	Watts	2.49	3.74	1.40	1.71	0.58	0.64	0.35	0.42	0.01	.02	4.83	6.53						

Table 18 PES32NT8BG2 Power Consumption

Note 1: The above power consumption assumes that all ports are functioning at Gen2 (5.0 GT/S) speeds. Power consumption can be reduced by turning off unused ports through software or through boot EEPROM. Power savings will occur in  $V_{DD}$ PEA,  $V_{DD}$ PEHA, and  $V_{DD}$ PETA. Power savings can be estimated as directly proportional to the number of unused ports, since the power consumption of a turned-off port is close to zero. For example, if 3 ports out of 16 are turned off, then the power savings for each of the above three power rails can be calculated quite simply as 3/16 multiplied by the power consumption indicated in the above table.

Note 2: Using a port in Gen1 mode (2.5GT/S) results in approximately 18% power savings for each power rail:  $V_{DD}PEA$ ,  $V_{DD}PEA$ , and  $V_{DD}PETA$ .

## **Thermal Considerations**

This section describes thermal considerations for the PES32NT8BG2 (23mm<sup>2</sup> FCBGA484 package). The data in Table 19 below contains information that is relevant to the thermal performance of the PES32NT8BG2 switch.

Symbol	Parameter	Value	Units	Conditions
T <sub>J(max)</sub>	Junction Temperature	125	oC.	Maximum
T <sub>A(max)</sub>	Ambient Temperature	70	oC.	Maximum for commercial-rated products
		85	oC.	Maximum for industrial-rated products
		15.2	°C/W	Zero air flow
$\theta_{\text{JA}(\text{effective})}$	Effective Thermal Resistance, Junction-to-Ambient	8.5	°C/W	1 m/S air flow
		7.1	°C/W	2 m/S air flow
$\theta_{JB}$	Thermal Resistance, Junction-to-Board	3.1	°C/W	
$\theta_{JC}$	Thermal Resistance, Junction-to-Case	0.15	°C/W	
Р	Power Dissipation of the Device	7.19	Watts	Maximum

Table 19 Thermal Specifications for PES32NT8BG2, 23x23 mm FCBGA484 Package

Note: It is important for the reliability of this device in any user environment that the junction temperature not exceed the  $T_{J(max)}$  value specified in Table 19. Consequently, the effective junction to ambient thermal resistance ( $\theta_{JA}$ ) for the worst case scenario must be maintained below the value determined by the formula:

$$\theta_{JA} = (T_{J(max)} - T_{A(max)})/P$$

Given that the values of  $T_{J(max)}$ ,  $T_{A(max)}$ , and P are known, the value of desired  $\theta_{JA}$  becomes a known entity to the system designer. How to achieve the desired  $\theta_{JA}$  is left up to the board or system designer, but in general, it can be achieved by adding the effects of  $\theta_{JC}$  (value provided in Table 19), thermal resistance of the chosen adhesive ( $\theta_{CS}$ ), that of the heat sink ( $\theta_{SA}$ ), amount of airflow, and properties of the circuit board (number of layers and size of the board). It is strongly recommended that users perform their own thermal analysis for their own board and system design scenarios.

# **DC Electrical Characteristics**

Values based on systems running at recommended supply voltages, as shown in Table 16.

Note: See Table 10, Pin Characteristics, for a complete I/O listing.

I/O Type	Parameter	Description		Gen1			Gen2		Unit	Condi- tions
		-	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>		
Serial Link	PCle Transmit									
	V <sub>TX-DIFFp-p</sub>	Differential peak-to-peak output voltage	800		1200	800		1200	mV	
	V <sub>TX-DIFFp-p-LOW</sub>	Low-Drive Differential Peak to Peak Output Voltage	400		1200	400		1200	mV	
	V <sub>TX-DE-RATIO-</sub> 3.5dB	De-emphasized differential output voltage	-3		-4	-3.0	-3.5	-4.0	dB	
	V <sub>TX-DE-RATIO-</sub> 6.0dB	De-emphasized differential output voltage		NA		-5.5	-6.0	-6.5	dB	
	V <sub>TX-DC-CM</sub>	DC Common mode voltage	0		3.6	0		3.6	V	
	V <sub>TX-CM-ACP</sub>	RMS AC peak common mode output voltage			20				mV	
	V <sub>TX-CM-DC-</sub> active-idle-delta	Abs delta of DC common mode voltage between L0 and idle			100			100	mV	
	V <sub>TX-CM-DC-line-</sub> delta	Abs delta of DC common mode voltage between D+ and D-			25			25	mV	
	V <sub>TX-Idle-DiffP</sub>	Electrical idle diff peak output			20			20	mV	
	RL <sub>TX-DIFF</sub>	Transmitter Differential Return	10					10	dB	0.05 - 1.25GHz
		loss						8	dB	1.25 - 2.5GHz
	RL <sub>TX-CM</sub>	Transmitter Common Mode Return loss	6					6	dB	
	Z <sub>TX-DIFF-DC</sub>	DC Differential TX impedance	80	100	120			120	Ω	
	VTX-CM-ACpp	Peak-Peak AC Common		NA				100	mV	
	V <sub>TX-DC-CM</sub>	Transmit Driver DC Common Mode Voltage	0		3.6	0		3.6	V	
	V <sub>TX-RCV-DETECT</sub>	The amount of voltage change allowed during Receiver Detection			600			600	mV	
	I <sub>TX-SHORT</sub>	Transmitter Short Circuit Current Limit	0		90				90	mA

Table 20 DC Electrical Characteristics (Part 1 of 4)

I/O Type	Parameter	Description		Gen1			Gen2		Unit	Condi- tions
			Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>		
Serial Link	PCIe Receive									
(cont.)	V <sub>RX-DIFFp-p</sub>	Differential input voltage (peak- to-peak)	175		1200	120		1200	mV	
	RL <sub>RX-DIFF</sub>	Receiver Differential Return Loss	10					10	dB	0.05 - 1.25GHz 1.25 - 2.5GHz
	RL <sub>RX-CM</sub>	Receiver Common Mode Return Loss	6					6	dB	1.20 2.00112
	Z <sub>RX-DIFF-DC</sub>	Differential input impedance (DC)	80	100	120	Refer	to return lo	oss spec	Ω	
	Z <sub>RXDC</sub>	DC common mode impedance	40	50	60	40		60	Ω	
	Z <sub>RX-COMM-DC</sub>	Powered down input common mode impedance (DC)	200k	350k				50k	Ω	
	Z <sub>RX-HIGH-IMP-</sub> DC-POS	DC input CM input impedance for V>0 during reset or power down			50k			50k	Ω	
	Z <sub>RX-HIGH-IMP-</sub> DC-NEG	DC input CM input impedance for V<0 during reset or power down			1.0k			1.0k	Ω	
	V <sub>RX-IDLE-DET-</sub> DIFFp-p	Electrical idle detect threshold	65		175	65		175	mV	
	V <sub>RX-CM-ACp</sub>	Receiver AC common-mode peak voltage			150			150	mV	V <sub>RX-CM-ACp</sub>
PCIe REFCLI	<									
	C <sub>IN</sub>	Input Capacitance	1.5	_		1.5	_		pF	
Other I/Os				•			•			
LOW Drive	I <sub>OL</sub>		_	2.5	_	_	2.5	_	mA	V <sub>OL</sub> = 0.4v
Output	I <sub>OH</sub>		_	-5.5	_	_	-5.5	_	mA	V <sub>OH</sub> = 1.5V
High Drive	I <sub>OL</sub>		_	12.0	_	_	12.0	_	mA	$V_{OL} = 0.4v$
Output	I <sub>OH</sub>		_	-20.0	_	_	-20.0	_	mA	V <sub>OH</sub> = 1.5V
Schmitt	$V_{IL}$		-0.3	_	0.8	-0.3	_	0.8	V	_
Trigger Input (STI)	V <sub>IH</sub>		2.0	_	V <sub>DD</sub> I/O + 0.5	2.0	_	V <sub>DD</sub> I/O + 0.5	V	_
Input	V <sub>IL</sub>		-0.3	_	0.8	-0.3	_	0.8	V	_
	V <sub>IH</sub>		2.0	_	V <sub>DD</sub> I/O + 0.5	2.0	_	V <sub>DD</sub> I/O + 0.5	V	_
3.3V Output Low Voltage	V <sub>OL</sub>		_	_	0.4		_	0.4	V	I <sub>OL</sub> = 8mA for JTAG_TDO and GPIO pins
3.3V Output High Volt- age	V <sub>OH</sub>		2.4	_	_	2.4	_	_	V	I <sub>OH</sub> = 8mA for JTAG_TDO and GPIO pins

Table 20 DC Electrical Characteristics (Part 2 of 4)

I/O Type	Parameter	Description	Gen1			Gen2			Unit	Condi- tions
			Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>		
Capacitance	C <sub>IN</sub>		_	-	8.5	_	-	8.5	pF	_

Table 20 DC Electrical Characteristics (Part 3 of 4)

I/O Type	Parameter	Description	Gen1				Gen2		Unit	Condi- tions
			Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>	Min <sup>1</sup>	Typ <sup>1</sup>	Max <sup>1</sup>		
Leakage	Inputs		_		<u>+</u> 10	1	_	<u>+</u> 10	μΑ	V <sub>DD</sub> I/O (max)
	I/O <sub>LEAK W/O</sub> Pull-ups/downs		_	_	<u>+</u> 10	_	_	<u>+</u> 10	μА	V <sub>DD</sub> I/O (max)
	I/O <sub>LEAK WITH</sub> Pull-ups/downs		_	_	<u>+</u> 80		_	<u>+</u> 80	μА	V <sub>DD</sub> I/O (max)

Table 20 DC Electrical Characteristics (Part 4 of 4)

## **Absolute Maximum Voltage Rating**

Core Supply	PCIe Analog Supply	PCIe Analog High Supply	PCIe Transmitter Supply	I/O Supply
1.5V	1.5V	4.6V	1.5V	4.6V

Table 21 PES32NT8BG2 Absolute Maximum Voltage Rating

Warning: For proper and reliable operation in adherence with this data sheet, the device should not exceed the recommended operating voltages in Table 16. The absolute maximum operating voltages in Table 21 are offered to provide guidelines for voltage excursions outside the recommended voltage ranges. Device functionality is not guaranteed at these conditions and sustained operation at these values or any exposure to voltages outside the maximum range may adversely affect device functionality and reliability.

## **SMBus Characterization**

Symbol	Parameter	SMBus	SMBus 2.0 Char. Data <sup>1</sup>						
Symbol	Parameter	3V	3.3V	3.6V	Unit				
DC Parameter for	or SDA Pin								
V <sub>IL</sub>	Input Low	1.16	1.26	1.35	V				
V <sub>IH</sub>	Input High	1.56	1.56 1.67		V				
V <sub>OL@350uA</sub>	Output Low	15	15	15	mV				
I <sub>OL@0.4V</sub>		23	24	25	mA				
I <sub>Pullup</sub>	Current Source	_	_	_	μА				
I <sub>IL_Leak</sub>	Input Low Leakage	0	0	0	μА				
I <sub>IH_Leak</sub>	Input High Leakage	0	0	0	μΑ				

Table 22 SMBus DC Characterization Data (Part 1 of 2)

<sup>1.</sup> Minimum, Typical, and Maximum values meet the requirements under PCI Express Base Specification 2.1.

Symbol	Parameter	SMBus	SMBus 2.0 Char. Data <sup>1</sup>					
Symbol	Parameter	3 <b>V</b>	3.3V	3.6V	Unit			
DC Parameter fo	or SCL Pin	<u> </u>			<u> </u>			
V <sub>IL (V)</sub>	Input Low	1.11	1.2	1.31	V			
V <sub>IH (V)</sub>	Input High	1.54	1.65	1.76	V			
I <sub>IL_Leak</sub>	Input Low Leakage	0	0	0	μΑ			
I <sub>IH_Leak</sub>	Input High Leakage	0	0	0	μΑ			

Table 22 SMBus DC Characterization Data (Part 2 of 2)

<sup>&</sup>lt;sup>1.</sup> Data at room and hot temperature.

Symbol	Parameter	SMBus @3	.3V ±10% <sup>1</sup>	Unit
Symbol	Farameter	Min	Max	Oille
F <sub>SCL</sub>	Clock frequency	5	600	KHz
T <sub>BUF</sub>	Bus free time between Stop and Start	3.5	_	μs
T <sub>HD:STA</sub>	Start condition hold time	1	_	μs
T <sub>SU:STA</sub>	Start condition setup time	1	_	μs
T <sub>SU:STO</sub>	Stop condition setup time	1	_	μs
T <sub>HD:DAT</sub>	Data hold time	1	_	ns
T <sub>SU:DAT</sub>	Data setup time	1	_	ns
T <sub>TIMEOUT</sub>	Detect clock low time out	_	74.7	ms
$T_{LOW}^2$	Clock low period	3.7	_	μs
T <sub>HIGH</sub> <sup>2</sup>	Clock high period	3.7	_	μs
T <sub>F</sub>	Clock/Data fall time	_	72.2	ns
T <sub>R</sub>	Clock/Data rise time	_	68.3	ns
T <sub>POR@10kHz</sub>	Time which a device must be operational after power-on reset	20	_	ms

Table 23 SMBus AC Timing Data

<sup>&</sup>lt;sup>1.</sup> Data at room and hot temperature.

 $<sup>^{2.}</sup>$   $T_{LOW}$  and  $T_{HIGH}$  are measured at  $F_{SCL}$  = 135 kHz.

# Package Pinout — 484-BGA Signal Pinout for the PES32NT8BG2

The following table lists the pin numbers and signal names for the PES32NT8BG2 device. Note: Pins labeled NC are No Connection.

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
A1	$V_{SS}$		B5	$V_{SS}$		С9	$V_{SS}$	
A2	V <sub>DD</sub> I/O		B6	PE06TN1		C10	PE06RN0	
A3	PE06TP3		В7	PE06TN0		C11	V <sub>SS</sub>	
A4	PE06TP2		B8	$V_{SS}$		C12	V <sub>SS</sub>	
<b>A</b> 5	$V_{SS}$		В9	GCLKN0		C13	PE04RN3	
A6	PE06TP1		B10	V <sub>SS</sub>		C14	V <sub>SS</sub>	
A7	PE06TP0		B11	PE04TN3		C15	PE04RN2	
A8	$V_{SS}$		B12	PE04TN2		C16	REFRES02	
A9	GCLKP0		B13	$V_{SS}$		C17	$V_{SS}$	
A10	$V_{SS}$		B14	P04CLKN		C18	PE04RN0	
A11	PE04TP3		B15	V <sub>SS</sub>		C19	PERSTN	
A12	PE04TP2		B16	PE04TN1		C20	JTAG_TRST_N	
A13	$V_{SS}$		B17	PE04TN0		C21	SSMBDAT	
A14	P04CLKP		B18	V <sub>DD</sub> I/O		C22	V <sub>DD</sub> I/O	
A15	$V_{SS}$		B19	MSMBCLK		D1	$V_{SS}$	
A16	PE04TP1		B20	JTAG_TMS		D2	$V_{SS}$	
A17	PE04TP0		B21	SSMBCLK		D3	$V_{SS}$	
A18	V <sub>DD</sub> I/O		B22	JTAG_TCK		D4	$V_{SS}$	
A19	MSMBDAT		C1	$V_{SS}$		D5	PE06RP3	
A20	JTAG_TDO		C2	V <sub>DD</sub> I/O		D6	PE06RN2	
A21	CLKMODE1		C3	$V_{SS}$		D7	$V_{SS}$	
A22	SSMBADDR2		C4	$V_{SS}$		D8	PE06RP1	
B1	$V_{SS}$		C5	PE06RN3		D9	V <sub>SS</sub>	
B2	V <sub>DD</sub> I/O		C6	$V_{SS}$		D10	PE06RP0	
В3	PE06TN3		C7	V <sub>SS</sub>		D11	REFRESPLL	
B4	PE06TN2		C8	PE06RN1		D12	V <sub>SS</sub>	

Table 24 PES32NT8BG2 Signal Pin-Out (Part 1 of 7)

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
D13	PE04RP3		E17	PE04RP1		F21	PE02TN2	
D14	$V_{SS}$		E18	V <sub>DD</sub> PEHA		F22	PE02TP2	
D15	PE04RP2		E19	$V_{SS}$		G1	PE08TP0	
D16	$V_{SS}$		E20	$V_{SS}$		G2	PE08TN0	
D17	PE04RN1		E21	PE02TN3		G3	$V_{SS}$	
D18	PE04RP0		E22	PE02TP3		G4	PE08RN1	
D19	$V_{SS}$		F1	$V_{SS}$		G5	PE08RP1	
D20	JTAG_TDI		F2	$V_{SS}$		G6	V <sub>DD</sub> PEA	
D21	V <sub>DD</sub> I/O		F3	PE08RN0		G7	$V_{SS}$	
D22	V <sub>DD</sub> I/O		F4	PE08RP0		G8	V <sub>DD</sub> CORE	
E1	$V_{SS}$		F5	V <sub>DD</sub> PEHA		G9	V <sub>DD</sub> CORE	
E2	$V_{SS}$		F6	V <sub>DD</sub> PEHA		G10	$V_{SS}$	
E3	$V_{SS}$		F7	V <sub>DD</sub> PEHA		G11	V <sub>DD</sub> CORE	
E4	$V_{SS}$		F8	V <sub>DD</sub> PEA		G12	V <sub>DD</sub> CORE	
E5	V <sub>DD</sub> PEHA		F9	V <sub>DD</sub> PETA		G13	$V_{SS}$	
E6	PE06RP2		F10	V <sub>DD</sub> PEA		G14	V <sub>DD</sub> CORE	
E7	V <sub>DD</sub> PEA		F11	V <sub>DD</sub> PEA		G15	V <sub>DD</sub> CORE	
E8	V <sub>DD</sub> PEA		F12	V <sub>DD</sub> PETA		G16	V <sub>SS</sub>	
E9	V <sub>DD</sub> PETA		F13	V <sub>DD</sub> PETA		G17	V <sub>DD</sub> PEA	
E10	V <sub>DD</sub> PEA		F14	V <sub>DD</sub> PEA		G18	V <sub>DD</sub> PEA	
E11	REFRES03		F15	V <sub>DD</sub> PEA		G19	PE02RP3	
E12	V <sub>DD</sub> PETA		F16	V <sub>DD</sub> PEA		G20	PE02RN3	
E13	NC		F17	V <sub>DD</sub> PEHA		G21	V <sub>SS</sub>	
E14	$V_{SS}$		F18	V <sub>DD</sub> PEHA		G22	V <sub>SS</sub>	
E15	V <sub>DD</sub> PEA		F19	V <sub>DD</sub> PEHA		H1	PE08TP1	
E16	V <sub>SS</sub>		F20	V <sub>SS</sub>		H2	PE08TN1	

Table 24 PES32NT8BG2 Signal Pin-Out (Part 2 of 7)

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
Н3	REFRES05		J7	$V_{SS}$		K11	V <sub>DD</sub> CORE	
H4	$V_{SS}$		J8	V <sub>DD</sub> CORE		K12	V <sub>DD</sub> CORE	
H5	V <sub>DD</sub> PEA		J9	V <sub>DD</sub> CORE		K13	V <sub>SS</sub>	
H6	V <sub>DD</sub> PEA		J10	V <sub>SS</sub>		K14	V <sub>DD</sub> CORE	
H7	$V_{SS}$		J11	V <sub>DD</sub> CORE		K15	V <sub>DD</sub> CORE	
Н8	V <sub>DD</sub> CORE		J12	V <sub>DD</sub> CORE		K16	V <sub>SS</sub>	
Н9	V <sub>DD</sub> CORE		J13	$V_{SS}$		K17	V <sub>DD</sub> PETA	
H10	$V_{SS}$		J14	V <sub>DD</sub> CORE		K18	REFRES01	
H11	V <sub>DD</sub> CORE		J15	V <sub>DD</sub> CORE		K19	PE02RP1	
H12	V <sub>DD</sub> CORE		J16	$V_{SS}$		K20	PE02RN1	
H13	$V_{SS}$		J17	V <sub>DD</sub> PETA		K21	$V_{SS}$	
H14	V <sub>DD</sub> CORE		J18	V <sub>DD</sub> PETA		K22	$V_{SS}$	
H15	V <sub>DD</sub> CORE		J19	REFRES00		L1	PE08TP3	
H16	$V_{SS}$		J20	NC		L2	PE08TN3	
H17	V <sub>DD</sub> PEA		J21	P02CLKN		L3	$V_{SS}$	
H18	PE02RP2		J22	P02CLKP		L4	$V_{SS}$	
H19	PE02RN2		K1	PE08TP2		L5	V <sub>DD</sub> PEA	
H20	$V_{SS}$		K2	PE08TN2		L6	V <sub>DD</sub> PEA	
H21	P00CLKN		K3	$V_{SS}$		L7	$V_{SS}$	
H22	P00CLKP		K4	PE08RN3		L8	V <sub>DD</sub> CORE	
J1	$V_{SS}$		K5	PE08RP3		L9	V <sub>DD</sub> CORE	
J2	V <sub>SS</sub>		K6	V <sub>DD</sub> PETA		L10	$V_{SS}$	
J3	PE08RN2		K7	$V_{SS}$		L11	V <sub>DD</sub> CORE	
J4	PE08RP2		K8	V <sub>DD</sub> CORE		L12	V <sub>DD</sub> CORE	
J5	V <sub>DD</sub> PETA		К9	V <sub>DD</sub> CORE		L13	$V_{SS}$	
J6	V <sub>DD</sub> PETA		K10	$V_{SS}$		L14	V <sub>DD</sub> CORE	

Table 24 PES32NT8BG2 Signal Pin-Out (Part 3 of 7)

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
L15	V <sub>DD</sub> CORE		M19	$V_{SS}$		P1	PE12TP1	
L16	$V_{SS}$		M20	$V_{SS}$		P2	PE12TN1	
L17	V <sub>DD</sub> PEA		M21	PE02TN0		P3	$V_{SS}$	
L18	PE02RP0		M22	PE02TP0		P4	$V_{SS}$	
L19	PE02RN0		N1	PE12TP0		P5	V <sub>DD</sub> PETA	
L20	$V_{SS}$		N2	PE12TN0		P6	V <sub>DD</sub> PETA	
L21	PE02TN1		N3	REFRES04		P7	$V_{SS}$	
L22	PE02TP1		N4	PE12RN1		P8	V <sub>DD</sub> CORE	
M1	$V_{SS}$		N5	PE12RP1		P9	V <sub>DD</sub> CORE	
M2	$V_{SS}$		N6	V <sub>DD</sub> PEA		P10	V <sub>SS</sub>	
M3	PE12RN0		N7	$V_{SS}$		P11	V <sub>DD</sub> CORE	
M4	PE12RP0		N8	V <sub>DD</sub> CORE		P12	V <sub>DD</sub> CORE	
M5	V <sub>DD</sub> PEA		N9	V <sub>DD</sub> CORE		P13	$V_{SS}$	
M6	V <sub>DD</sub> PEA		N10	$V_{SS}$		P14	V <sub>DD</sub> CORE	
M7	$V_{SS}$		N11	V <sub>DD</sub> CORE		P15	V <sub>DD</sub> CORE	
M8	V <sub>DD</sub> CORE		N12	V <sub>DD</sub> CORE		P16	$V_{SS}$	
M9	V <sub>DD</sub> CORE		N13	$V_{SS}$		P17	V <sub>DD</sub> PEA	
M10	V <sub>SS</sub>		N14	V <sub>DD</sub> CORE		P18	PE00RP2	
M11	V <sub>DD</sub> CORE		N15	V <sub>DD</sub> CORE		P19	PE00RN2	
M12	V <sub>DD</sub> CORE		N16	$V_{SS}$		P20	V <sub>SS</sub>	
M13	$V_{SS}$		N17	V <sub>DD</sub> PEA		P21	PE00TN3	
M14	V <sub>DD</sub> CORE		N18	V <sub>DD</sub> PEA		P22	PE00TP3	
M15	V <sub>DD</sub> CORE		N19	PE00RP3		R1	V <sub>SS</sub>	
M16	$V_{SS}$		N20	PE00RN3		R2	$V_{SS}$	
M17	V <sub>DD</sub> PEA		N21	$V_{SS}$		R3	PE12RN2	
M18	V <sub>DD</sub> PEA		N22	V <sub>SS</sub>		R4	PE12RP2	

Table 24 PES32NT8BG2 Signal Pin-Out (Part 4 of 7)

Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
R5	V <sub>DD</sub> PETA		Т9	V <sub>DD</sub> CORE		U13	V <sub>DD</sub> PEA	
R6	V <sub>DD</sub> PETA		T10	$V_{SS}$		U14	V <sub>DD</sub> PEA	
R7	$V_{SS}$		T11	V <sub>DD</sub> CORE		U15	V <sub>DD</sub> PETA	
R8	V <sub>DD</sub> CORE		T12	V <sub>DD</sub> CORE		U16	V <sub>DD</sub> PEA	
R9	V <sub>DD</sub> CORE		T13	$V_{SS}$		U17	V <sub>DD</sub> PEHA	
R10	$V_{SS}$		T14	V <sub>DD</sub> CORE		U18	PE00RP0	
R11	V <sub>DD</sub> CORE		T15	V <sub>DD</sub> CORE		U19	PE00RN0	
R12	V <sub>DD</sub> CORE		T16	$V_{SS}$		U20	$V_{SS}$	
R13	$V_{SS}$		T17	V <sub>DD</sub> PETA		U21	PE00TN1	
R14	V <sub>DD</sub> CORE		T18	V <sub>DD</sub> PETA		U22	PE00TP1	
R15	V <sub>DD</sub> CORE		T19	PE00RP1		V1	V <sub>DD</sub> I/O	
R16	$V_{SS}$		T20	PE00RN1		V2	V <sub>DD</sub> I/O	
R17	V <sub>DD</sub> PETA		T21	V <sub>SS</sub>		V3	PE12RN3	
R18	V <sub>DD</sub> PETA		T22	$V_{SS}$		V4	PE12RP3	
R19	$V_{SS}$		U1	PE12TP3		V5	$V_{SS}$	
R20	$V_{SS}$		U2	PE12TN3		V6	PE16RP1	
R21	PE00TN2		U3	$V_{SS}$		V7	V <sub>SS</sub>	
R22	PE00TP2		U4	$V_{SS}$		V8	V <sub>DD</sub> PEA	
T1	PE12TP2		U5	V <sub>DD</sub> PEHA		V9	V <sub>DD</sub> PEA	
T2	PE12TN2		U6	V <sub>DD</sub> PEHA		V10	$V_{SS}$	
Т3	$V_{SS}$		U7	V <sub>DD</sub> PEA		V11	V <sub>DD</sub> PETA	
T4	$V_{SS}$		U8	V <sub>DD</sub> PEA		V12	$V_{SS}$	
T5	V <sub>DD</sub> PEHA		U9	V <sub>DD</sub> PEA		V13	V <sub>DD</sub> PEA	
T6	V <sub>DD</sub> PEHA		U10	V <sub>DD</sub> PETA		V14	PE20RP1	
T7	$V_{SS}$		U11	V <sub>DD</sub> PETA		V15	V <sub>DD</sub> PETA	
T8	V <sub>DD</sub> CORE		U12	V <sub>DD</sub> PEA		V16	V <sub>DD</sub> PEA	

Table 24 PES32NT8BG2 Signal Pin-Out (Part 5 of 7)


Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
V17	V <sub>DD</sub> PEHA		W21	V <sub>DD</sub> I/O		AA3	SWMODE0	
V18	V <sub>DD</sub> PEHA		W22	V <sub>DD</sub> I/O		AA4	V <sub>SS</sub>	
V19	V <sub>SS</sub>		Y1	STK0CFG0		AA5	V <sub>DD</sub> I/O	
V20	V <sub>SS</sub>		Y2	STK3CFG0		AA6	PE16TN0	
V21	PE00TN0		Y3	$V_{SS}$		AA7	PE16TN1	
V22	PE00TP0		Y4	V <sub>DD</sub> I/O		AA8	V <sub>SS</sub>	
W1	V <sub>SS</sub>		Y5	PE16RN0		AA9	PE16TN2	
W2	STK1CFG0		Y6	$V_{SS}$		AA10	PE16TN3	
W3	STK2CFG0		Y7	$V_{SS}$		AA11	$V_{SS}$	
W4	V <sub>DD</sub> I/O		Y8	PE16RN2		AA12	GCLKN1	
W5	PE16RP0		Y9	$V_{SS}$		AA13	$V_{SS}$	
W6	PE16RN1		Y10	$V_{SS}$		AA14	PE20TN0	
W7	REFRES06		Y11	PE16RN3		AA15	PE20TN1	
W8	PE16RP2		Y12	$V_{SS}$		AA16	$V_{SS}$	
W9	$V_{SS}$		Y13	PE20RN0		AA17	PE20TN2	
W10	V <sub>SS</sub>		Y14	$V_{SS}$		AA18	PE20TN3	
W11	PE16RP3		Y15	REFRES07		AA19	$V_{SS}$	
W12	V <sub>SS</sub>		Y16	PE20RN2		AA20	GPIO_03	2
W13	PE20RP0		Y17	$V_{SS}$		AA21	GPIO_04	2
W14	PE20RN1		Y18	$V_{SS}$		AA22	GPIO_05	2
W15	V <sub>SS</sub>		Y19	PE20RN3		AB1	SWMODE1	
W16	PE20RP2		Y20	GPIO_06	2	AB2	RSTHALT	
W17	$V_{SS}$		Y21	GPIO_07	2	AB3	SWMODE2	
W18	V <sub>DD</sub> PEHA		Y22	GPIO_08	2	AB4	SWMODE3	
W19	PE20RP3		AA1	CLKMODE0		AB5	V <sub>DD</sub> I/O	
W20	V <sub>DD</sub> I/O		AA2	GCLKFSEL		AB6	PE16TP0	

Table 24 PES32NT8BG2 Signal Pin-Out (Part 6 of 7)


Pin	Function	Alt.	Pin	Function	Alt.	Pin	Function	Alt.
AB7	PE16TP1		AB13	V <sub>SS</sub>		AB19	V <sub>SS</sub>	
AB8	V <sub>SS</sub>		AB14	PE20TP0		AB20	GPIO_00	2
AB9	PE16TP2		AB15	PE20TP1		AB21	GPIO_01	2
AB10	PE16TP3		AB16	V <sub>SS</sub>		AB22	GPIO_02	2
AB11	V <sub>SS</sub>		AB17	PE20TP2				
AB12	GCLKP1		AB18	PE20TP3				

Table 24 PES32NT8BG2 Signal Pin-Out (Part 7 of 7)

# PES32NT8BG2 Package Drawing — 484-Pin HL/HLG484



## PES32NT8BG2 Package Drawing — Page Two



# **Revision History**

October 27, 2010: Initial publication of final data sheet.

November 11, 2010: Added ZB silicon on Ordering page.

**January 26, 2011**: In Table 18, Power Consumption, revised IO (and Total) power numbers in Full Swing section and added Half Swing section. Adjusted P value in Table 19.

March 9, 2011: In Table 10, deleted "External pull-down" from the Notes column for JTAG\_TRST\_N.

March 28, 2011: In Tables 16 and 17, added V<sub>DD</sub>PETA to footnote #1.

May 20, 2011: Removed ZA silicon and added ZC to Order page and codes.

November 7, 2011: Revised values in Table 18, Power Consumption, and updated power dissipation value in Table 19.

November 29, 2011: Added new Tables 22 and 23, SMBus Characterization and Timing.


March 14, 2012: In Table 3, revised description for GCLKN/P signals.

April 16, 2013: In Table 20, added 3.3V output voltage parameters under Other I/Os category.

May 16, 2013: Added Note after Table 11. In Table 20, added information in the Conditions column for the 3.3V parameters.

December 17, 2013: Added footnote 2 to Table 23.

# **Ordering Information**



#### **Valid Combinations**

89H32NT8BG2ZCHL 89H32NT8BG2ZBHL 484-ball FCBGA package, Commercial Temp. 484-ball FCBGA package, Commercial Temp. 89H32NT8BG2ZBHLG 484-ball Green FCBGA package, Commercial Temp. 89H32NT8BG2ZCHLG 484-ball Green FCBGA package, Commercial Temp. 89H32NT8BG2ZBHLI 484-ball FCBGA package, Industrial Temp. 89H32NT8BG2ZCHLI 484-ball FCBGA package, Industrial Temp. 89H32NT8BG2ZBHLGI 484-ball Green FCBGA package, Industrial Temp. 89H32NT8BG2ZCHLGI 484-ball Green FCBGA package, Industrial Temp.



# CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138

#### for SALES:

800-345-7015 or 408-284-8200

www.idt.com

for Tech Support:

email: ssdhelp@eng.idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2013. All rights reserved.