# INTEGRATED CIRCUITS



Product data Supersedes data of 2001 Jul 18 2001 Aug 21



Philips Semiconductors

#### **GENERAL DESCRIPTION**

The SA8027 BICMOS device integrates programmable dividers, charge pumps and phase comparators to implement phase-locked loops. The device is designed to operate from 3 NiCd cells, in pocket phones, with low current and nominal 3 V supplies.

The synthesizer operates at VCO input frequencies up to 2.5 GHz. The synthesizer has fully programmable main, auxiliary and reference dividers. All divider ratios are supplied via a 3-wire serial programming bus. The main divider is a fractional-N divider with programmable integer ratios from 512 to 65535.

Separate power and ground pins are provided to the charge pumps and digital circuits. The ground pins should be externally connected to prevent large currents from flowing across the die and causing damage. V<sub>DDCP</sub> must be equal to or greater than V<sub>DD</sub>.

The charge pump current (gain) is fully programmable, while ISET is set by an external resistance at the R<sub>SET</sub> pin (refer to section 1.5, Main Output Charge Pumps and Fractional Compensation Currents). The phase/frequency detector charge pump outputs allow for implementing a passive loop filter.

#### **FEATURES**

- Low phase noise
- Low power
- · Fully programmable main and auxiliary dividers
- Programmable Normal & Integral charge pumps outputs
- Fast Locking Adaptive mode design
- Internal fractional spurious compensation
- · Hardware and software power down
- Split supply for V<sub>DD</sub> and V<sub>DDCP</sub>
- · Loop filter bandwidth programmability

#### **APPLICATIONS**

- 500 to 2500 MHz wireless equipment
- Cellular phones (all standards)
- WLAN
- Portable battery-powered radio equipment.

20 PON LOCK 1 19 STROBE TEST 2 V<sub>DD</sub> 3 18 DATA GND 4 17 CLOCK 16 REFin+ RFin+ 5 15 REFin-RFin-6 14 R<sub>SET</sub> GND<sub>CP</sub> 7 PHP 8 13 VDDCP 12 AUXin PHI 9 11 PHA GND<sub>CP</sub> SR01649





Figure 2. HBCC24 Pin configuration

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Supply voltage		2.7	-	3.6	V
V <sub>DDCP</sub>	Analog supply voltage	$V_{DDCP} \ge V_{DD}$	2.7	-	3.6	V
I <sub>DDCP</sub> +I <sub>DD</sub>	Supply current	Main and Aux. on	-	7.7	-	mA
I <sub>DDCP</sub> +I <sub>DD</sub>	Total supply current in power-down mode		-	1	-	μΑ
f <sub>VCO</sub>	Input frequency		500	-	2500	MHz
f <sub>AUX</sub>	Input frequency		100	-	550	MHz
f <sub>REF</sub>	Crystal reference input frequency		5	-	40	MHz
f <sub>PC</sub>	Maximum phase comparator frequency		-		4	MHz
T <sub>amb</sub>	Operating ambient temperature		-40	-	+85	°C

#### **ORDERING INFORMATION**

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
SA8027DH	TSSOP20	Plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
SA8027W	HBCC24	Plastic, heatsink bottom chip carrier; 24 terminals; body 4 x 4 x 0.65 mm (Note 1)	SOT564-1
NOTE			

1. The SA8027W will be released for production Q2, 2001.



Figure 3. Block Diagram (TSSOP20)

#### **TSSOP20 PIN DESCRIPTION**

SYMBOL	PIN	DESCRIPTION
LOCK	1	Lock detect output
TEST	2	Test (should be either grounded or connected to $V_{DD}$ )
V <sub>DD</sub>	3	Digital supply
GND	4	Digital ground
RFin+	5	RF input to main divider
RFin-	6	RF input to main divider
GND <sub>CP</sub>	7	Charge pump ground
PHP	8	Main normal charge pump
PHI	9	Main integral charge pump
GND <sub>CP</sub>	10	Charge pump ground

SYMBOL	PIN	DESCRIPTION
PHA	11	Auxiliary charge pump output
AUXin	12	Input to auxiliary divider
V <sub>DDCP</sub>	13	Charge pump supply voltage
R <sub>SET</sub>	14	External resistor from this pin to ground sets the charge pump current
REFin-	15	Reference input
REFin+	16	Reference input
CLOCK	17	Programming bus clock input
DATA	18	Programming bus data input
STROBE	19	Programming bus enable input
PON	20	Power down control

Product data



Figure 4. Block Diagram (HBCC24)

### **HBCC24 PIN DESCRIPTION**

SYMBOL	PIN	DESCRIPTION	
V <sub>DDPre</sub>	1	Prescaler supply voltage	
GND	2	Digital ground	
GND <sub>Pre</sub>	3	Prescaler ground	
RFin+	4	RF input to main divider	
RFin-	5	RF input to main divider	
GND <sub>CP</sub>	6	Charge pump ground	
PHP	7	Main normal charge pump	
PHI	8	Main integral charge pump	
GND <sub>CP</sub>	9	Charge pump ground	
PHA	10	Auxiliary charge pump output	
AUXin	11	Input to auxiliary divider	
N/C	12	Not connected	
N/C	13	Not connected	

SYMBOL	PIN	DESCRIPTION
V <sub>DDCP</sub>	14	Charge pump supply voltage
R <sub>SET</sub>	15	External resistor from this pin to ground sets the charge pump current
REFin-	16	Reference input
REFin+	17	Reference input
CLOCK	18	Programming bus clock input
DATA	19	Programming bus data input
STROBE	20	Programming bus enable input
PON	21	Power down control
LOCK	22	Lock detect output
TEST	23	Test (should be either grounded or connected to $V_{DD}$ )
V <sub>DD</sub>	24	Digital supply

Product data

### Limiting values

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>DD</sub>	Digital supply voltage	-0.3	+3.6	V
V <sub>DDCP</sub>	Analog supply voltage	-0.3	+3.6	V
$\Delta(V_{DDCP}-V_{DD})$	Difference in voltage between V_DDCP and V_DD (V_DDCP $\ge$ V_DD)	-0.3	+0.9	V
Vi <sub>n</sub>	All input pins	-0.3	V <sub>DD</sub> + 0.3	V
$\Delta V_{GND}$	Difference in voltage between $GND_CP$ and $GND$ (these pins should be connected together)	-0.3	+0.3	V
T <sub>stg</sub>	Storage temperature	-55	+125	°C
T <sub>amb</sub>	Operating ambient temperature	-40	+85	°C
Т <sub>j</sub>	Maximum junction temperature		150	°C

#### **Thermal characteristics**

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j–a</sub>	Thermal resistance from junction to ambient in free air	135	K/W

### SA8027

Product data

### **CHARACTERISTICS**

 $V_{DDCP}$  =  $V_{DD}$  = +3.0 V,  $T_{amb}$  = +25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply	•	•	•	•	•	
V <sub>DD</sub>	Digital supply voltage		2.7	-	3.6	V
V <sub>DDCP</sub>	Analog supply voltage	$V_{DDCP} \ge V_{DD}$	2.7	-	3.6	V
I <sub>Total</sub>	Synthesizer operational supply current	$V_{DD} = +3.0 V$ (with main and aux on)	-	7.7	-	mA
I <sub>Standby</sub>	Total supply current in power-down mode	logic levels 0 or VDD	-	1	-	μA
RFin main	divider input			•		
f <sub>VCO</sub>	VCO input frequency		500	-	2500	MHz
V <sub>RFin</sub>	AC-coupled input signal level	$R_{in}$ (external) = $R_s = 50 \Omega$ ; single-ended drive;	-18	-	0	dBm
		max. limit is indicative @ 500 to 2500 MHz	80	-	632	mV <sub>PP</sub>
Z <sub>RFin</sub>	Input impedance (real part)	f <sub>VCO</sub> = 2.4 GHz	-	300	-	Ω
C <sub>RFin</sub>	Typical pin input capacitance	f <sub>VCO</sub> = 2.4 GHz	-	1	-	pF
N <sub>main</sub>	Main divider ratio		512	-	65535	
f <sub>PCmax</sub>	Maximum loop comparison frequency	indicative, not tested	-	-	4	MHz
AUX divide	r input					
f <sub>AUXin</sub>	Input frequency range		100	-	550	MHz
V <sub>AUXin</sub>	AC-coupled input signal level	$R_{in}$ (external) = $R_S = 50 \Omega$ ; max. limit is indicative	-15	-	0	dBm
			112	-	632	mV <sub>PP</sub>
Z <sub>AUXin</sub>	Input impedance (real part)	f <sub>VCO</sub> = 500 MHz	-	3.9	-	kΩ
C <sub>AUXin</sub>	Typical pin input capacitance	f <sub>VCO</sub> = 500 MHz	-	0.5	-	pF
N <sub>AUX</sub>	Auxiliary division ratio		128	-	16383	
Reference	divider input					
f <sub>REFin</sub>	Input frequency range from TCXO		5	-	40	MHz
V <sub>REFin</sub>	AC-coupled input signal level	single-ended drive; max. limit is indicative	360	-	1300	mV <sub>PP</sub>
Z <sub>REFin</sub>	Input impedance (real part)	f <sub>REF</sub> = 20 MHz	-	10	-	kΩ
C <sub>REFin</sub>	Typical pin input capacitance	f <sub>REF</sub> = 20 MHz	-	1	-	pF
R <sub>REF</sub>	Reference division ratio	SA = SM = "000"	4	-	1023	
Charge pu	mp current setting resistor input					
R <sub>SET</sub>	External resistor from pin to ground		6	7.5	15	kΩ
V <sub>SET</sub>	Regulated voltage at pin	R <sub>SET</sub> = 7.5 kΩ	-	1.22	-	V
Charge pu	mp outputs; $R_{SET}$ = 7.5 k $\Omega$	•			-	
I <sub>CP</sub>	Charge pump current ratio to I <sub>SET</sub> <sup>1</sup>	Current gain = I <sub>PH</sub> /I <sub>SET</sub>	-15		+15	%
IMATCH	Sink-to-source current matching	V <sub>PH</sub> = 1/2 V <sub>DDCP</sub>	-10		+10	%
IZOUT	Output current variation versus V <sub>PH</sub> <sup>2</sup>	V <sub>PH</sub> in compliance range	-10	1	+10	%
I <sub>LPH</sub>	Charge pump off leakage current	V <sub>PH</sub> = 1/2 V <sub>DDCP</sub>	-10	1	+10	nA
V <sub>PH</sub>	Charge pump voltage compliance	1	0.6	-	V <sub>DDCP</sub> -0.7	V

### SA8027

Product data

### CHARACTERISTICS (continued)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Phase noi	ise (condition R <sub>SET</sub> = 7.5 kΩ, CP = 00)				•	
	Synthesizer's contribution to close-in phase noise of 900 MHz RF signal at 1 kHz offset.	GSM f <sub>REF</sub> = 13MHz, TCXO,	-	-90	-	dBc/Hz
Ð	Synthesizer's contribution to close-in phase noise of 1800 MHz RF signal at 1 kHz offset.	$f_{COMP} = 1MHz$ indicative, not tested $f_{REF} = 19.44MHz, TCXO,$	-	-83	-	dBc/Hz
L <sub>(f)</sub>	Synthesizer's contribution to close-in phase noise of 800 MHz RF signal at 1 kHz offset.		-	-85	-	dBc/Hz
	Synthesizer's contribution to close-in phase noise $f_{COMP} = 240$ kHz	$f_{COMP} = 240 \text{ kHz}$ indicative, not tested	-	-77	-	dBc/Hz
Interface	logic input signal levels	•				
V <sub>IH</sub>	HIGH level input voltage		0.7*V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	LOW level input voltage		-0.3	-	0.3*V <sub>DD</sub>	V
I <sub>LEAK</sub>	Input leakage current	logic 1 or logic 0	-0.5	-	+0.5	μΑ
Lock dete	ct output signal (in push/pull mode)	•				
V <sub>OL</sub>	LOW level output voltage	I <sub>sink</sub> = 2 mA	-	-	0.4	V
V <sub>OH</sub>	HIGH level output voltage	I <sub>source</sub> = -2 mA	V <sub>DD</sub> -0.4	_	-	V

NOTES:

1.  $I_{SET} = \frac{V_{SET}}{R_{SET}}$  bias current for charge pumps

2. The relative output current variation is defined as:

$$\frac{\Delta I_{OUT}}{I_{OUT}} = 2 \times \frac{(I_2 - I_1)}{|I_2 + I_1|}; \text{ with } I_1 @ V_1 = 0.6 \text{ V}, I_2 @ V_2 = V_{DDCP} - 0.7 \text{ V} \text{ (See Figure 5.)}$$



Figure 5. Relative Output Current Variation

SA8027

#### **1.0 FUNCTIONAL DESCRIPTION**

#### 1.1 Main Fractional-N divider

The RFin inputs drive a pre-amplifier to provide the clock to the first divider stage. For single ended operation, the signal should be fed to one of the inputs while the other one is AC grounded. The pre-amplifier has a high input impedance, dominated by pin and pad capacitance. The circuit operates with signal levels from –18 dBm to 0 dBm, and at frequencies as high as 2.5 GHz. The divider consists of a fully programmable bipolar prescaler followed by a CMOS counter. Total divide ratios range from 512 to 65535.

The fractional modulus is selected by programming FMOD in the A word. There are 2 modulus to select from: when FMOD = 0, modulo 8 is selected; when FMOD = 1, modulo 5 is selected.

At the completion of a main divider cycle, a main divider output pulse is generated which will drive the main phase comparator. Also, the fractional accumulator is incremented by the value of NF. The accumulator works with modulo set by FMOD. When the accumulator overflows, the overall division ratio N will be increased by 1, to N + 1. The average division ratio over modulo main divider cycles (either 5 or 8) will be

Nfrac = 
$$\left(N + \frac{NF}{f_{MOD}}\right)$$

The output of the main divider will be modulated with a fractional phase ripple. The phase ripple is proportional to the contents of the fractional accumulator and is nulled by the fractional compensation

charge pump. Thus,  $f_{VCO} = f_{comp} * \left(N + \frac{NF}{f_{MOD}}\right)$ 

The reloading of a new main divider ratio is synchronized to the state of the main divider to avoid introducing a phase disturbance.

#### 1.2 Auxiliary divider

The AUXin input drives a pre-amplifier to provide the clock to the first divider stage. The pre-amplifier has a high input impedance, dominated by pin and pad capacitance. The circuit operates with signal levels from –15 dBm to 0 dBm (112 to 632 mVpp), and at frequencies as high as 550 MHz. The divider consists of a fully programmable bipolar prescaler followed by a CMOS counter. Total divide ratios range from 128 to 16383.

#### 1.3 Reference divider

The reference divider consists of a divider with programmable values between 4 and 1023 followed by a three bit binary counter. The 3 bit SM (SA) register (see Figure 6) determines which one of the 5 output pulses are selected as the main (auxiliary) phase detector input, thus allowing the main PFD and auxiliary PFD to operate at different frequencies.

#### 1.4 Phase detector (see Figure 7)

The reference and main (aux) divider outputs are connected to a phase/frequency detector that controls the charge pump. The pump current is set by an external resistor in conjunction with control bits CP0 and CP1 in the C-word (see Table 1). The dead zone (caused by finite time taken to switch the current sources on or off) is cancelled by forcing the pumps ON for a minimum time ( $\tau$ ) at every cycle (backlash time) providing improved linearity.



Figure 6. Reference Divider



Figure 7. Phase Detector Structure with Timing

#### 1.5 Main Output Charge Pumps and Fractional Compensation Currents (see Figure 8)

The main charge pumps on pins PHP and PHI are driven by the main phase detector and the charge pump current values are determined by the current at pin  $R_{SET}$  in conjunction with bits CP0, CP1 in the C-word (see Table 1). The main charge pumps will enter speed up mode after the A-word is set and strobe goes High. When strobe goes Low, charge pump will exit speed up mode. The fractional compensation is derived from the current at  $R_{SET}$ , the contents of the fractional accumulator (FRD) and by the program value of the FDAC. The timing for the fractional compensation is derived from the main divider.

#### 1.6 Principle of Fractional Compensation

The fractional compensation is designed into the circuit as a means of reducing or eliminating fractional spurs that are caused by the fractional phase ripple of the main divider. If  $I_{COMP}$  is the compensation current and  $I_{PUMP}$  is the pump current, then for each charge pump:

The compensation is done by sourcing a small current,  $I_{COMP}$ , see Figure 9, that is proportional to the fractional error phase. For proper fractional compensation, the area of the fractional compensation current pulse must be equal to the area of the fractional charge pump ripple. The width of the fractional compensation pulse is fixed to 128 VCO cycles, the amplitude is proportional to the fractional accumulator value and is adjusted by FDAC values (bits FC7–0 in the B-word). The fractional compensation current is derived from the main charge pump in that it follows all the current scaling through external resistor setting,  $R_{SET}$ , programming or speed-up operation. For a given charge pump,

I<sub>COMP</sub> = ( I<sub>PUMP</sub> / 128 ) \* ( FDAC / 5\*128) \* FRD

FRD is the fractional accumulator value and is automatically updated.

The theoretical values for FDAC are: 128 for FMOD = 1 (modulo 5) and 80 for FMOD = 0 (modulo 8).



IPUMP TOTAL = IPUMP + ICOMP.

NOTE: For a proper fractional compensation, the area of the fractional compensation current pulse must be equal to the area of the charge pump output.

Figure 8. Waveforms for NF = 2 Modulo 5  $\rightarrow$  fraction =  $^{2}I_{5}$ 



Figure 9. Current Injection Concept

#### 1.7 Charge Pumps

The PHP and PHI charge pumps are driven by the main phase detector, while the PHA charge pump is driven by the auxiliary phase detector. The  $I_{SET}$  value (refer to Table 1) is determined by the external resistor attached to the  $R_{SET}$  pin.

The charge pump, by default, will automatically go into speed-up mode (which can deliver up to  $15^*I_{SET}$  for PHP\_SU, and  $36^*I_{SET}$  for PHI), based on the strobe pulse width following the A word, to reduce switching speed for large tuning voltage steps (i.e., large frequency steps). Figure 10 shows the recommended passive loop filter configuration. Note: This charge pump architecture eliminates the need for added active switches and reduces external component count. Furthermore, the programmable charge pump gains provide some programmability to the loop filter bandwidth.

The duration of speed-up mode is determined by the strobe pulse width following the A word. Recommended optimal strobe width is equal to the total loop filter capacitance charge time from state 1 to state 2. The strobe width must not exceed this charge time. The strobe width is controlled by the CPU (× number of clock cycles).

In addition, charge pumps will stay in speed-up mode continuously while Tspu = 1 (in D word). The speed-up mode can also be disabled by programming  $T_{dis-spu} = 1$  (in D word).



Figure 10. Typical passive 3-pole loop filter

#### Table 1. Main and auxiliary charge pump currents

CP1	CP0	I <sub>PHA</sub>	I <sub>PHP</sub>	I <sub>PHP-SU</sub>	I <sub>PHI</sub>
0	0	1.5xl <sub>SET</sub>	3xI <sub>SET</sub>	15xl <sub>SET</sub>	36xI <sub>SET</sub>
0	1	0.5xl <sub>SET</sub>	1xl <sub>SET</sub>	5xl <sub>SET</sub>	12xl <sub>SET</sub>
1	0	1.5xl <sub>SET</sub>	3xl <sub>SET</sub>	15xl <sub>SET</sub>	0
1	1	0.5xl <sub>SET</sub>	1xl <sub>SET</sub>	5xl <sub>SET</sub>	0

NOTES:

1.  $I_{SET} = V_{SET}/R_{SET}$ : bias current for charge pumps.

2. CP1 is used to disable the PHI pump, I<sub>PHP-SU</sub> is the total current at pin PHP during speed up condition.

#### 1.8 Lock Detect

The output LOCK maintains a logic '1' when the auxiliary phase detector (AND/ORed) with the main phase detector indicates a lock condition. The lock condition for the main and auxiliary synthesizers is defined as a phase difference of less than  $\pm 1$  period of the frequency at the input REF<sub>in+, -</sub>. One counter can fulfill the lock condition when the other counter is powered down. Out of lock (logic '0') is indicated when both counters are powered down.

#### 1.9 Power-down mode

The power-down signal can be either hardware (PON) or software (PD). The PON signal is exclusively ORed with the PD bits in B-word. If PON = 0, then the part is powered up when PD = 1. PON can be used to invert the polarity of the software bit PD. When the synthesizer is reactivated after power-down, the main and reference dividers are synchronized to avoid possibility of random phase errors on power-up.

SA8027

### 2.5 GHz low voltage, low power RF fractional-N/IF integer frequency synthesizer

#### 2.0 SERIAL PROGRAMMING BUS

The serial input is a 3-wire input (CLOCK, STROBE, DATA) to program all counter divide ratios, fractional compensation DAC, selection and enable bits. The programming data is structured into 24 bit words; each word includes 2 or 3 address bits. Figure 11 shows the timing diagram of the serial input. When the STROBE goes active HIGH, the clock is disabled and the data in the shift register remains unchanged. Depending on the address bits, the data is latched into the selected working registers or temporary registers. In order to fully program the synthesizer, 3 words must be sent: C, B, and A, in that order. A typical programming sequence is illustrated in Figure 12. Table 2 shows the format and the contents of each word. The D word is used for testing purposes and should be initially set to 0 for normal operation. When sending the B-word, data bits FC7–0 for the fractional compensation DAC are not loaded immediately. Instead they are stored in temporary registers. Only when the A-word is loaded, these temporary registers are loaded together with the main divider ratio.

#### **2.1** Serial bus timing characteristics (see Figure 11) $V_{DD} = V_{DDCD} = \pm 3.0 \text{ V}$ : T<sub>abb</sub> = $\pm 25 \text{ °C}$ upless otherwise specified

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Serial program	ming clock; CLK		•	•	•
t <sub>r</sub>	Input rise time	-	10	40	ns
t <sub>f</sub>	Input fall time	-	10	40	ns
T <sub>cy</sub>	Clock period	100	-	-	ns
Enable progran	nming; STROBE	·		·	•
t <sub>START</sub>	Delay to rising clock edge	40	_	-	ns
t <sub>W</sub>	Minimum inactive pulse width	1/f <sub>COMP</sub>	-	-	ns
t <sub>SU;E</sub>	Enable set-up time to next clock edge	20	-	-	ns
Register serial	input data; DATA	·		1	•
t <sub>SU;DAT</sub>	Input data to clock set-up time	20	-	-	ns
t <sub>HD;DAT</sub>	Input data to clock hold time	20	-	-	ns

#### Application information



Figure 11. Serial Bus Timing Diagram



Figure 12. Typical programming sequence

# Product data

SA8027

#### Data format

#### Table 2. Format of programmed data

Last In		MSB		First In LSB			
p23	p22	p21	p20	/	/	p1	p0

### Table 3. A word, length 24 bits

Last	n					MSB															LSB	Fire	st In
Addre	ess	fmod	Frac	tional-	-N	Main D	ivider	ratio	_				_	_	_	_	_		_	_		Sp	are
0 0 fmod NF2 NF1				NF0	N15	N14	N13	N12	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1	N0	SK1	SK2	
Defa	ault	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0
A wor	d add	lress			Fixed to 00.																		
Fracti	onal I	Modulus	s seleo	ct	fmod = 0 is modulo 8; fmod = 1 is modulo 5.																		
Fracti	Fractional-N Increment			Fractional-N Increment values 000 to 111 (0 to 7). NF is a 3-bit word.																			
N-Divider				N0N	N0N15, Main divider values 512 to 65535 allowed for divider ratio.																		
Spare	Spare					SK1, SK2 must be set to 0.																	

#### Table 4. B word, length 24 bits

Addr	ess				Refe	renc	e Divi	ider				Lo	ck	Р	D	F	DAC (	Fract	ional	Comp	ensat	ion DA	C)
0	0 1		R8	R7	R6	R5	R4	R3	R2	R1	R0	L1	L0	Main	Aux	FC7	FC6	FC5	FC4	FC3	FC2	FC1	FC0
Defa	ault	0	0	0	1	0	1	0	0	0	1	0	0	1	1	0	1	0	1	0	0	0	0
B word address					Fixed	d to 0	1																
REF-Divider					R0F	R9, R	eferer	nce di	vider	value	es 4 to	0 102	3 allo	wed for	divider	r ratio.	R <9:	0>.					
LUCK O	Lock detect output				<ul> <li>L1 L0</li> <li>0 0 Combined main, aux. lock detect signal present at the LOCK pin (push/pull).</li> <li>0 1 Combined main, aux, lock detect signal present at the LOCK pin (open drain).</li> <li>1 0 Main lock detect signal present at the LOCK pin (push/pull).</li> <li>1 1 Auxiliary loop lock detect signal present at the LOCK pin (push/pull).</li> <li>1 When auxiliary loop and main loop are in power down mode, the lock indicator is low.</li> </ul>																		
Power down (PD)					PON	PON pin is tied to GND Main = 1: power-on to Main PLL. Main = 0: power-down to Main PLL. Aux = 1: power-on to Aux PLL. Aux = 0: power-down to Aux PLL.																	
					PON	PON pin is tied to V <sub>DD</sub> Main = 0: power-on to Main PLL. Main = 1: power-down to Main PLL. Aux = 0: power-on to Aux PLL. Aux = 1: power-down to Aux PLL.																	
Fractional Compensation					FC7.	.0 Fra	action	al Co	mper	isatio	n cha	rge p	ump c	current	DAC, v	alues	0 to 2	55.					

### Table 5. C word, length 24 bits

Addr	ress						Auxi	liary	Divid	er						С	Р		SM	_		SA	
1 0 A13 A12 A11					A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	CP1	CP0	SM2	SM1	SM0	SA2	SA1	SA0
Default 0 0 0				0	0	0	1	1	1	0	0	1	0	1	0	1	1	0	0	0	0	0	0
C word	C word address					Fixed to 10																	
A-Divi	der				A0A13, Auxiliary divider values 128 to 16383 allowed for divider ratio.																		
Charg	Charge pump current Ratio					CP1, CP0: Charge pump current ratio, see Table 1.																	
Main c		SM comparison divider select for main phase detector.																					
Aux co		SA	Com	parisc	on div	ider s	elect	for au	ixiliary	/ pha	se det	tector											

### Table 6. D word, length 24 bits

A	ddres	s									Synt	hesiz	er Tes	st Bits	6								
1	1	0	-	-	-	-	T <sub>dis-spu</sub>	Tspu	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	Defaul	t	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D w	ord ad	dress				Fixed to 110.																	
T <sub>dis</sub> .	T <sub>dis-spu</sub> = 1						Speed-up mode disabled. NOTE: All other test bits must be set to 0 for normal operation.																
T <sub>spu</sub>	T <sub>spu</sub> = 1						ed-up mo	de alw	ays o	n. NO	OTE: /	All oth	er tes	t bits r	must k	e set	to 0 fo	or nori	mal op	peratic	n.		

#### TYPICAL PERFORMANCE CHARACTERISTICS







Figure 15. PHI Charge Pump Output vs. I<sub>SET</sub> (CP = 00\_36x; Temp = 25 °C)



Figure 17. PHP Charge Pump Output vs.  $I_{SET}$ (CP = 10\_3x; V<sub>DD</sub> = 3.0 V; Temp = 25°C)



Figure 14. PHI Charge Pump Output vs. Temperature (CP = 01\_12x; V<sub>DD</sub> = 3.0 V; I<sub>SET</sub> = 164  $\mu$ A)



Figure 16. PHI Charge Pump Output vs. Temperature (CP = 00\_36x; V<sub>DD</sub> = 3.0 V; I<sub>SET</sub> = 164  $\mu$ A)



Figure 18. PHP Charge Pump Output vs. Temperature (CP =  $10_3x$ ; V<sub>DD</sub> = 3.0 V; I<sub>SET</sub> =  $164 \mu$ A)

### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



Figure 19. PHP Charge Pump Output vs.  $I_{SET}$ (CP = 11\_1x; V<sub>DD</sub> = 3.0 V; Temp = 25 °C)



Figure 21. PHP–SU Charge Pump Output vs.  $I_{SET}$ (CP = 01\_5x; V<sub>DD</sub> = 3.0 V; Temp = 25 °C)







Figure 20. PHP Charge Pump Output vs. Temperature (CP = 11\_1x; V\_{DD} = 3.0 V; I\_{SET} = 164  $\mu$ A)



Figure 22. PHP–SU Charge Pump Output vs. Temperature (CP = 01\_5x; V<sub>DD</sub> = 3.0 V; I<sub>SET</sub> = 164  $\mu$ A)



Figure 24. PHP–SU Charge Pump Output vs. Temperature (CP = 00\_15x; V\_{DD} = 3.0 V; I\_{SET} = 164  $\mu$ A)

### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



Figure 25. PHA Charge Pump Output vs.  $I_{SET}$  (CP = 11\_0.5x; Temp = 25  $^{\circ}$ C)



Figure 27. PHA Charge Pump Output vs.  $I_{SET}$ (CP = 10\_1.5x; V<sub>DD</sub> = 3.0 V; Temp = 25 °C)



Figure 29. Main Divider Input Sensitivity vs. Frequency and Supply Voltage (Temp = 25 °C; I<sub>SET</sub> = 164  $\mu$ A; NF = 0; MOD = 8; N = 853)



Figure 26. PHA Charge Pump Output vs. Temperature (CP = 11\_0.5x; V\_{DD} = 3.0 V; I\_{SET} = 164  $\mu$ A)



Figure 28. PHA Charge Pump Output vs. Temperature (CP = 10\_1.5x; V\_{DD} = 3.0 V; I\_{SET} = 164  $\mu$ A)



Figure 30. Main Divider Input Sensitivity vs. Frequency and Temperature (I<sub>SET</sub> = 164  $\mu$ A; NF = 0; MOD = 8; N = 853; V<sub>DD</sub> = 3.0 V)

### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



Figure 31. Auxiliary Divider Input Sensitivity vs. Frequency and Supply Voltage (Temp = 25 °C; I<sub>SET</sub> = 164  $\mu$ A; Divider Ratio = 213)



Figure 33. Reference Divider Input Sensitivity vs. Frequency and Supply Voltage (Temp = 25 °C; I<sub>SET</sub> = 164  $\mu$ A; Divider Ratio = 682)



Figure 35. Total Supply Current vs. Temperature (I\_{SET} = 164  $\mu\text{A})$ 



Figure 32. Auxiliary Divider Input Sensitivity vs. Frequency and Temperature ( $I_{SET} = 164 \mu A$ ; Divider Ratio = 213;  $V_{DD} = 3.0 V$ )



Figure 34. Reference Divider Input Sensitivity vs. Frequency and Temperature  $(I_{SET} = 164 \ \mu A; Divider Ratio = 682; V_{DD} = 3.0 V)$ 





SA8027

21

### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Philips

Semiconductors

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 © Koninklijke Philips Electronics N.V. 2001 All rights reserved. Printed in U.S.A.

Date of release: 09-01

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document order number:

9397 750 08745

Let's make things better.



