

# IRF1607PbF

## Typical Applications

- Industrial Motor Drive


## Benefits


- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax
- Lead-Free

## Description

This Stripe Planar design of HEXFET® Power MOSFETs utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this HEXFET power MOSFET are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These benefits combine to make this design an extremely efficient and reliable device for use in a wide variety of applications.

## HEXFET® Power MOSFET

	$V_{DSS} = 75V$ $R_{DS(on)} = 0.0075\Omega$ $I_D = 142A^{\circ}$
--	--



## Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	142 <sup>⑥</sup>	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	100 <sup>⑥</sup>	
$I_{DM}$	Pulsed Drain Current ①	570	
$P_D @ T_C = 25^\circ C$	Power Dissipation	380	W
	Linear Derating Factor	2.5	W/ $^\circ C$
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy <sup>②</sup>	1250	mJ
$I_{AR}$	Avalanche Current <sup>③</sup>	See Fig.12a, 12b, 15, 16	A
$E_{AR}$	Repetitive Avalanche Energy <sup>④</sup>		mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③	5.2	V/ns
$T_J$	Operating Junction and	-55 to + 175	$^\circ C$
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	

## Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	0.40	$^\circ C/W$
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	62	


# IRF1607PbF

International  
Rectifier

## Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)


	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	75	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.086	—	$\text{V}/^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	0.0058	0.0075	$\Omega$	$V_{\text{GS}} = 10\text{V}, I_D = 85\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}} = 10\text{V}, I_D = 250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	79	—	—	S	$V_{\text{DS}} = 25\text{V}, I_D = 85\text{A}$
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{\text{DS}} = 75\text{V}, V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	200	$\text{nA}$	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-200		$V_{\text{GS}} = -20\text{V}$
$Q_g$	Total Gate Charge	—	210	320	$\text{nC}$	$I_D = 85\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	45	68		$V_{\text{DS}} = 60\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	73	110		$V_{\text{GS}} = 10\text{V}$
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	22	—	$\text{ns}$	$V_{\text{DD}} = 38\text{V}$
$t_r$	Rise Time	—	130	—		$I_D = 85\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	84	—		$R_G = 1.8\Omega$
$t_f$	Fall Time	—	86	—		$V_{\text{GS}} = 10\text{V}$ ④
$L_D$	Internal Drain Inductance	—	4.5	—	$\text{nH}$	Between lead, 6mm (0.25in.) from package and center of die contact
$L_S$	Internal Source Inductance	—	7.5	—		
$C_{\text{iss}}$	Input Capacitance	—	7750	—	$\text{pF}$	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	1230	—		$V_{\text{DS}} = 25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	310	—		$f = 1.0\text{MHz}$ , See Fig. 5
$C_{\text{oss}}$	Output Capacitance	—	5770	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 1.0\text{V}, f = 1.0\text{MHz}$
$C_{\text{oss}}$	Output Capacitance	—	790	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 60\text{V}, f = 1.0\text{MHz}$
$C_{\text{oss eff.}}$	Effective Output Capacitance ⑤	—	1420	—		$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V to } 60\text{V}$

## Source-Drain Ratings and Characteristics


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	142 <sup>⑥</sup>	$A$	MOSFET symbol showing the integral reverse p-n junction diode. 
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	570		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 85\text{A}, V_{\text{GS}} = 0\text{V}$ ④
$t_{rr}$	Reverse Recovery Time	—	130	200	ns	$T_J = 25^\circ\text{C}, I_F = 85\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	690	1040	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )				

### Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.21\text{mH}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 85\text{A}$ ,  $V_{GS}=10\text{V}$  (See Figure 12).
- ③  $I_{SD} \leq 85\text{A}$ ,  $di/dt \leq 310\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  
 $T_J \leq 175^\circ\text{C}$
- ④ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑤  $C_{\text{oss eff.}}$  is a fixed capacitance that gives the same charging time as  $C_{\text{oss}}$  while  $V_{\text{DS}}$  is rising from 0 to 80%  $V_{\text{DSS}}$ .
- ⑥ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.
- ⑦ Limited by  $T_{J\text{max}}$ , see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature

# IRF1607PbF


International  
**IR** Rectifier




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature



**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRF1607PbF


International  
Rectifier




**Fig 12a.** Unclamped Inductive Test Circuit



**Fig 12b.** Unclamped Inductive Waveforms




**Fig 13a.** Basic Gate Charge Waveform




**Fig 13b.** Gate Charge Test Circuit

6




**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current




**Fig 14.** Threshold Voltage Vs. Temperature

[www.irf.com](http://www.irf.com)



**Fig 15.** Typical Avalanche Current Vs.Pulsewidth



**Fig 16.** Maximum Avalanche Energy Vs. Temperature

**Notes on Repetitive Avalanche Curves , Figures 15, 16:  
 (For further info, see AN-1005 at [www.irf.com](http://www.irf.com))**


1. Avalanche failures assumption:  
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
4.  $P_D(\text{ave})$  = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as  $25^\circ\text{C}$  in Figure 15, 16).  
 $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11)

$$P_D(\text{ave}) = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$


$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_D(\text{ave}) \cdot t_{av}$$

## Peak Diode Recovery dv/dt Test Circuit



\* Reverse Polarity of D.U.T for P-Channel



\*\*\*  $V_{GS} = 5.0\text{V}$  for Logic Level and 3V Drive Devices


Fig 17. For N-channel HEXFET® power MOSFETs

International  
**IR** Rectifier

**IRF1607PbF**

## TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



NOTES:  
 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.  
 2.- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].  
 3.- LEAD DIMENSIONS ARE UNCONTROLLED IN L.  
 4.- DIMENSIONS D1 & E1 DO NOT INCLUDE MOLD FLASH.  
 5.- MOULD FLASH SHALL NOT EXCEED .005" (.127) PER SIDE. THESE DIMENSIONS ARE  
 MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.  
 △ DIMENSION b1, b3 & b5 APPLY TO BASE METAL ONLY.  
 6.- CONTROLLING DIMENSION : INCHES.  
 7.- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E1H,D2 & E1  
 8.- DIMENSIONS E2 & E3 ARE FOR PLATING THICKNESS &  
 ANGLES. SINKERATION IRREGULARITIES ARE ALLOWED.  
 9.- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max) AND D2 (min).  
 WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.


SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	3.56	4.83	.140	.190	
A1	0.51	1.40	.020	.055	
A2	2.00	2.92	.080	.115	
b	.38	.61	.015	.040	
b1	.38	.67	.015	.030	6
b2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
c	.36	.61	.014	.024	
c1	.36	.56	.014	.022	5
D	14.22	16.51	.560	.650	4
D1	8.38	9.02	.330	.355	
D2	11.68	12.88	.460	.507	7
E	9.65	10.67	.380	.420	4,7
E1	6.86	8.89	.270	.350	7
E2	—	.76	—	.030	8
e	2.54 BSC		100 BSC		
e1	5.08 BSC		200 BSC		
H1	5.84	6.86	.230	.270	7,8
L	12.70	14.73	.500	.580	
L1	3.56	4.06	.140	.160	3
P	3.54	4.08	.139	.161	
Q	2.54	3.42	.100	.135	

LEAD ASSIGNMENTS  
**LEAD**  
 1 - GATE  
 2 - DRAIN  
 3 - SOURCE  
**LEAD CAVITY**  
 1 - GATE  
 2 - COLLECTOR  
 3 - Emitter  
**DIGITS**  
 1 - ANODE  
 2 - CATHODE  
 3 - ANODE

## TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010  
 LOT CODE 1789  
 ASSEMBLED ON VW 19, 1997  
 IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position  
 indicates "Lead-Free"



TO-220AB packages are not recommended for Surface Mount Application.

### Notes:

1. For an Automotive Qualified version of this part please see <http://www.irf.com/product-info/auto/>
2. For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Data and specifications subject to change without notice.  
 This product has been designed and qualified for the Industrial market.  
 Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
 TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 09/2010