

LT4295

IEEE 802.3bt PD Interface with Forward/Flyback Controller

### FEATURES

- IEEE 802.3af/at/bt(Draft 2.0) Powered Device (PD) with Forward/Flyback Controller
- Supports Up to 71 Watt PDs
- 5-Event Classification Sensing
- Superior Surge Protection (100V Absolute Maximum)
- Wide Junction Temperature Range (-40°C to 125°C)
- >94% End-to-End Efficiency with LT4321 Ideal Bridge
- External Hot Swap N-Channel MOSFET for Lowest Power Dissipation and Highest System Efficiency
- No-Opto Flyback Operation
- Auxiliary Power Support as Low as 9V
- Easy Migration of LTPoE++® PDs to IEEE 802.3bt PDs
- Pin Compatible with LT4276A/B/C
- 28-Lead 4mm × 5mm QFN Package

### **APPLICATIONS**

- High Power Wireless Data Systems
- Outdoor Security Camera Equipment
- Commercial and Public Information Displays
- High Temperature Applications

### DESCRIPTION

The LT<sup>®</sup>4295 is an IEEE 802.3af/at/bt(Draft 2.0)-compliant powered device (PD) interface controller with a switching regulator controller. The T2P output indicates the number of classification events received during IEEE 802.3bt-compliant mutual identification and negotiation of available power.

The LT4295 supports both forward and flyback power supply topologies. The flyback topology supports No-Opto feedback. Auxiliary input voltages can be accurately sensed with just a resistor divider connected to the AUX pin.

The LT4295 utilizes an external, low  $R_{DS(on)}$  N-channel hot swap MOSFET and supports the LT4320/LT4321 ideal diode bridges, to extend the end-to-end power delivery efficiency and eliminate costly heat sinks.

The LT4295 also includes an on-chip detection signature resistor, thermal protection, slope compensation, and many user configurable settings including classification signature, inrush current, switcher frequency, gate drive delay, soft-start, and load compensation.

𝕶, LT, LTC, LTM, LTPoE++, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

### TYPICAL APPLICATION

IEEE 802.3bt 71W (Class 8) PD Controller and Power Supply in Forward Mode





# ABSOLUTE MAXIMUM RATINGS

### PIN CONFIGURATION



### ORDER INFORMATION http://www.linear.com/product/LT4295#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT4295IUFD#PBF	LT4295IUFD#TRPBF	4295	28-Lead (4mm $\times$ 5mm) Plastic QFN	–40°C to 85°C
LT4295HUFD#PBF	LT4295HUFD#TRPBF	4295	28-Lead (4mm $\times$ 5mm) Plastic QFN	–40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.



4295f

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_J = 25^{\circ}$ C.  $V_{VPORT} = V_{HSSRC} = V_{VIN} = 40$ V,  $V_{VCC} = VCCREG$ , ROSC, PG, and SG Open,  $R_{FFSDLY} = 5.23$ k $\Omega$  to GND. AUX connected to GND unless otherwise specified. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
	VPORT, HSSRC, V <sub>IN</sub> Operating Voltage	At VPORT Pin				60	V
V <sub>SIG</sub>	VPORT Detection Signature Range	At VPORT Pin	٠	1.5		10	V
V <sub>CLASS</sub>	VPORT Classification Signature Range	At VPORT Pin	•	12.5		21	V
V <sub>MARK</sub>	VPORT Mark Event Range	At VPORT Pin, After 1st Classification Event	•	5.6		10	V
	VPORT AUX Range	At VPORT Pin, $V_{AUX} \ge 6.45V$	•	8		60	V
	Detect/Class Hysteresis Window		•	1.0			V
	Reset Threshold		•	2.6		5.6	V
V <sub>HSON</sub>	Hot Swap Turn-On Voltage		•		35	37	V
V <sub>HSOFF</sub>	Hot Swap Turn-Off Voltage		•	30	31		v
	Hot Swap On/Off Hysteresis Window		•	3			v
Supply Cu		1					<u> </u>
	VPORT, HSSRC & VIN Supply Current	V <sub>VPORT</sub> = V <sub>HSSRC</sub> = V <sub>VIN</sub> = 60V	•			2	mA
	VPORT Supply Current During Classification	V <sub>VPORT</sub> = 17.5V, RCLASS, RCLASS++ Open	•	0.7	1.0	1.3	mA
	VPORT Supply Current During Mark Event	$V_{VPORT} = V_{MARK}$ after 1st Classification Event	•	0.4		2.2	mA
Detection	and Classification Signature			-			L
	Detection Signature Resistance	V <sub>SIG</sub> (Note 4)	•	23.6	24.4	25.5	kΩ
	Resistance During Mark Event	V <sub>MARK</sub> (Note 4)	•	5.2	8.3	11.4	kΩ
	RCLASS/RCLASS++ Voltage	-10mARK (1000 ), $-10\text{mA} \ge I_{\text{BCLASS}} \ge -36\text{mA}$ , V <sub>CLASS</sub>	•	1.36	1.40	1.43	V
	Classification Signature Stability Time	V <sub>VPORT</sub> Step GND to 17.5V,		1.00		2	ms
		$35.7\Omega$ from RCLASS to GND				-	
Digital Int	erface						
V <sub>AUXT</sub>	AUX Threshold	V <sub>PORT</sub> = 17.5V, V <sub>IN</sub> = V <sub>HSSRC</sub> = 18.5V	•	6.05	6.25	6.45	V
I <sub>AUXH</sub>	AUX Pin Current	V <sub>AUX</sub> = 6.05V, V <sub>PORT</sub> = 17.5V, V <sub>IN</sub> = 9V, V <sub>CC</sub> = 0V	٠	3.3	5.3	7.3	μA
	T2P Output High	V <sub>VCC</sub> - V <sub>T2P</sub> , –1mA Load	٠			0.3	V
	T2P Leakage	V <sub>T2P</sub> = 0V	•	-1		1	μA
Hot Swap	Control	L					
I <sub>GPU</sub>	HSGATE Pull Up Current	V <sub>HSGATE</sub> - V <sub>HSSRC</sub> = 5V (Note 5)		-27	-22	-18	μA
	HSGATE Voltage	-10µA Load, with respect to HSSRC	•	10		14	V
	HSGATE Pull Down Current	V <sub>HSGATE</sub> - V <sub>HSSRC</sub> = 5V	•	400			μA
V <sub>CC</sub> Suppl	ly li la						<u> </u>
VCCREG	V <sub>CC</sub> Regulation Voltage			7.2	7.6	8.0	V
Feedback		1					<u>.                                    </u>
V <sub>FB</sub>	FB31 Regulation Voltage			3.11	3.17	3.23	v
	FB31 Pin Bias Current	RLDCMP Open			-0.1		μA
gm	Feedback Amplifier Average Trans- Conductance	Time Average, −2μA < I <sub>ITHB</sub> < 2μA		-52	-40	-26	μΑ/V
I <sub>SINK</sub>	ITHB Average Sink Current	Time Average, V <sub>FB31</sub> = 0V		4.4	8.0	13.4	μA
Soft-Start			-		0.0		μ/
	Charging Current	V <sub>SFST</sub> = 0.5V, 3.0V	•	-49	-42	-36	μA
I <sub>SFST</sub>		0.00,0.00	-	-10	74		μΑ

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>J</sub> = 25°C. V<sub>VPORT</sub> = V<sub>HSSRC</sub> = V<sub>VIN</sub> = 40V, V<sub>VCC</sub> = VCCREG, ROSC, PG, and SG Open,  $R_{FFSDLY} = 5.23k\Omega$  to GND. AUX connected to GND unless otherwise specified. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Gate Outp	uts						
	PG, SG Output High Level	I = -1mA		V <sub>CC</sub> -0.1			V
	PG, SG Output Low Level	I = 1mA				1	V
	PG Rise Time, Fall Time	PG = 1000pF			15		ns
	SG Rise Time, Fall Time	SG = 400pF			15		ns
Current Se	ense/Overcurrent						
V <sub>FAULT</sub>	Overcurrent Fault Threshold	V <sub>ISEN</sub> + - V <sub>ISEN</sub> -		125	140	155	mV
$\frac{\Delta V_{SENSE}}{\Delta V_{ITHB}}$	Current Sense Comparator Threshold with Respect to $V_{\text{ITHB}}$		•	-130	-111	-92	mV/V
V <sub>ITHB(OS)</sub>	V <sub>ITHB</sub> Offset			3.03	3.17	3.33	V
Timing							
f <sub>OSC</sub>	Default Switching Frequency	ROSC Pin Open		200	214	223	kHz
	Switching Frequency	45.3kΩ from ROSC to GND		280	300	320	kHz
f <sub>T2P</sub>	T2P Signal Frequency				f <sub>SW</sub> /256		
	T2P Duty Cycle in PoE Operation (Note 7)	After 4-Event Classification After 5-Event Classification (RCLASS++ Has Resistor to GND)			50 25		%
	T2P Duty Cycle in Auxiliary Supply Operation (Note 7)	V(AUX) > VAUXT, and RCLASS++ Has Resistor to GND			25		%
t <sub>MIN</sub>	Minimum PG On Time		•	175	250	330	ns
D <sub>MAX</sub>	Maximum PG Duty Cycle		•	63	66	70	%
t <sub>PGDELAY</sub>	PG Turn-On Delay-Flyback PG Turn-On Delay-Forward	5.23k $\Omega$ from FFSDLY to GND 52.3k $\Omega$ from FFSDLY to GND 10.5k $\Omega$ from FFSDLY to V <sub>CC</sub> 52.3k $\Omega$ from FFSDLY to V <sub>CC</sub>			45 171 92 391		ns ns ns ns
t <sub>FBDLY</sub>	Feedback Amp Enable Delay Time				350		ns
t <sub>FB</sub>	Feedback Amp Sense Interval				550		ns
t <sub>PGSG</sub>	PG Falling to SG Rising Delay Time-Flyback PG Falling to SG Falling Delay Time- Forward	Resistor from FFSDLY to GND 10.5k $\Omega$ from FFSDLY to V <sub>CC</sub> 52.3k $\Omega$ from FFSDLY to V <sub>CC</sub>			20 67 301		ns ns ns
t <sub>START</sub>	Start Timer (Note 6)	Delay After Power Good	•	80	86	93	ms
t <sub>FAULT</sub>	Fault Timer (Note 6)	Delay After Overcurrent Fault	•	80	86	93	ms
I <sub>MPS</sub>	MPS Current			10	12	14	mA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2. All voltages with respect to GND unless otherwise noted. Positive currents are into pins; negative currents are out of pins unless otherwise noted.

Note 3. This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature can exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 4. Detection signature resistance specifications do not include resistance added by the external diode bridge which can add as much as 1.1k $\Omega$  to the port resistance.

Note 5. IGPU available in PoE powered operation. That is, available after  $V(VPORT) > V_{HSON}$  and  $V(AUX) < V_{AUXT}$ , over the range where V(VPORT)is between V<sub>HSOFF</sub> and 60V.

Note 6. Guaranteed by design, not subject to test.

Note 7. Specified as the percentage of the period which T2P is low impedance with respect to V<sub>CC</sub>.



### **TYPICAL PERFORMANCE CHARACTERISTICS**













Feedback Amplifier Output Current vs V<sub>FB31</sub>



PG Delay Time vs Temperature in Flyback Mode



Switching Frequency vs Temperature



PG, SG Delay Time vs Temperature in Forward Mode





### PIN FUNCTIONS

**GND(Pins 1, 19, Exposed Pad Pin 29):** Device Ground. Exposed Pad must be electrically and thermally connected to pins 1, 19 and PCB GND.

**AUX (Pin 2):** Auxiliary Sense. Assert AUX via a resistive divider from the auxiliary power input to set the voltage at which the auxiliary supply takes over. Asserting AUX pulls down HSGATE, disconnects the detection signature resistor and disables classification signature. The AUX pin sinks I<sub>AUXH</sub> when below its threshold voltage, of V<sub>AUXT</sub>, to provide hysteresis. Connect to GND if not used.

**RCLASS++ (Pin 3):** Class Select Input. Connect a resistor between RCLASS++ to GND per Table 1.

**RCLASS (Pin 4):** Class Select Input. Connect a resistor between RCLASS and GND per Table 1.

**T2P (Pin 5):** PSE Type Indicator. Open drain with respect to  $V_{CC}$ . See the Applications Information section for pin behavior.

 $V_{CC}$  (Pins 6, 7, 8, 9, 21): Switching Regulator Controller Supply Voltage. Connect a local ceramic capacitor from  $V_{CC}$  pin 21 to GND pin 19 as close as possible to LT4295 as shown in Table 2.

**ROSC (Pin 10):** Programmable Frequency Adjustment. Resistor to GND programs operating frequency. Leave open for default frequency of 214kHz.

**SFST (Pin 11):** Soft-Start. Capacitor to GND sets soft-start timing.

**FFSDLY (Pin 12):** Forward/Flyback Select and Primary Gate Delay Adjustment. Resistor to GND adjusts gate drive delay for a flyback topology. Resistor to  $V_{CC}$  adjusts gate drive delay for a forward topology.

**ITHB (Pin 13):** Current Threshold Control. The voltage on this pin corresponds to the peak current of the external primary FET. Note that the voltage gain from ITHB to the input of the current sense comparator (V<sub>SENSE</sub>) is negative.

**FB31 (Pin 14):** Feedback Input. In flyback mode, connect external resistive divider from the third winding feedback. Reference voltage is 3.17V. Connect to GND in forward mode.

**RLDCMP (Pin 15):** Load Compensation Adjustment. Optional resistor to GND controls output voltage set point as a function of peak switching current. Leave RLDCMP open if load compensation is not needed.

**ISEN<sup>-</sup> (Pin 16):** Current Sense, Negative Input. Route as a dedicated trace to the return side of the current sense resistor.

**ISEN<sup>+</sup> (Pin 17):** Current Sense, Positive Input. Route as a dedicated trace to the sense side of the current sense resistor.

SG (Pin 18): Secondary (Synchronous) Gate Drive Output.

PG (Pin 20): Primary Gate Drive Output.

DNC (Pin 22): Do Not Connect. Leave pin open.

**SWVCC (Pin 23):** Switch Driver for  $V_{CC}$ 's Buck Regulator. This pin drives the base of a PNP in a buck regulator to generate  $V_{CC}$ .

**V**<sub>IN</sub> (**Pin 24**): Buck Regulator Supply Voltage. Usually separated from HSSRC by a pi filter.

**HSSRC (Pin 25):** External Hot Swap MOSFET Source. Connect to source of the external MOSFET.

**HSGATE (Pin 26):** External Hot Swap MOSFET Gate Control Output. Capacitance to GND determines inrush time.

NC (Pin 27): No Connection. Not internally connected.

**VPORT (Pin 28):** PD Interface Supply Voltage and External Hot Swap MOSFET Drain Connection.



### **BLOCK DIAGRAM**





For more information www.linear.com/LT4295

4295f

#### **OVERVIEW**

Power over Ethernet (PoE) continues to gain popularity as products take advantage of the combination of DC power and high speed data available from a single RJ45 connector. The LT4295 is IEEE 802.3bt (Draft 2.0)-compliant and allows up to 71 watt operation while maintaining backwards compatibility with existing PSE systems. The LT4295 combines a PoE PD interface controller and a switching regulator controller capable of either flyback or forward isolated power supply operation.

#### SIGNIFICANT DIFFERENCES FROM PREVIOUS PRODUCTS

The LT4295 has several significant differences from previous Linear Technology products. These differences are briefly summarized below.

#### IEEE 802.3bt vs LTPoE++ Available PD Power

The LT4295 supports IEEE 802.3bt PD power levels up to 71 Watts. A PD requiring more than 71 Watts is beyond the allowable power levels of IEEE 802.3bt.

The LT4275 and LT4276 are available to support PD power levels up to 90W under the LTPoE++ standard. See the Related Parts section for a list of LTPoE++ PSEs and PDs.

#### ITHB Is Inverted from the Usual ITH pin

The ITHB pin voltage has an inverse relationship to the current sense comparator threshold,  $V_{SENSE}$ . Furthermore, the ITHB pin offset voltage,  $V_{ITHB(OS)}$ , is 3.17V. See Figure 1.



Figure 1. V<sub>SENSE</sub> vs. V<sub>ITHB</sub>

#### **Duty-Cycle Based Soft-Start**

The LT4295 uses a duty cycle ramp soft-start that injects charge into ITHB. This allows startup without appreciable overshoot using inexpensive external components.

#### The Feedback Pin FB31 is 3.17V Rather Than 1.25V

The error amp feedback voltage  $V_{FB}$  is 3.17V.

#### Flyback/Forward Mode Is Pin Selectable

The LT4295 operates in flyback mode if FFSDLY is pulled down by a resistor to GND. It operates in forward mode if FFSDLY is pulled up by a resistor to  $V_{CC}$ . The value of this resistor determines the  $t_{PGDELAY}$  and  $t_{PGSG}$ .

#### **T2P Pin Response**

The T2P pin outputs high impedance to  $V_{CC},$  low impedance to  $V_{CC},$  50% duty cycle, or 25% duty cycle, responsive to the number of classification/mark event and responsive to

				RESIST	OR (1%)
CLASS	PD POWER AVAILABLE	PD TYPE	NOMINAL CLASS CURRENT	R <sub>CLS</sub>	R <sub>CLS</sub> ++
0	13W	Type 1	2.5mA	1.00kΩ	Open
1	3.84W	Type 1 or 3	10.5mA	150Ω	Open
2	6.49W	Type 1 or 3	18.5mA	80.6Ω	Open
3	13W	Type 1 or 3	28mA	52.3Ω	Open
4	25.5W	Type 2 or 3	40mA	35.7Ω	Open
5	40W	Туре З	40mA/2.5mA	1.00kΩ	37.4Ω
6	51W	Туре З	40mA/10.5mA	150Ω	47.5Ω
7	62W	Type 4	40mA/18.5mA	80.6Ω	64.9Ω
8	71W	Type 4	40mA/28mA	52.3Ω	118Ω

Table 1. Single-Signature Classification Codes, Power Levels and Resistor Selection



PoE or auxiliary power operation. See T2P Output section in the Application Information.

#### V<sub>CC</sub> Is Powered by Internally Driven Buck Regulator

The LT4295 includes a buck regulator controller that must be used to generate the  $V_{CC}$  supply voltage.

#### **POE MODES OF OPERATION**

The LT4295 has several modes of operation, depending on the input voltage sequence applied to the VPORT pin.

#### **Detection Signature**

During detection, the PSE looks for a  $25k\Omega$  detection signature resistor which identifies the device as a PD. The LT4295 detection signature resistor is smaller than 25k to compensate for the additional series resistance introduced by the IEEE required diode bridge or the LT4321-based ideal diode bridge.

#### IEEE 802.3bt Single-Signature vs Dual-Signature PDs

IEEE 802.3bt defines two PD topologies: single-signature and dual-signature. The LT4295 primarily targets singlesignature PD topologies, eliminating the need for a second PD controller. All PD descriptions and IEEE 802.3 standard references in this data sheet are limited in scope to singlesignature PDs.

The LT4295 may be deployed in dual-signature PD applications. For more information, contact Linear Technology Applications.

#### **Classification Signature and Mark**

The classification/mark process varies depending on the PSE type. A PSE, after a successful detection, may apply a classification probe voltage of 15.5V to 20.5V and measure the PD classification signature current. Once the PSE applies a classification probe voltage, the PSE returns the PD voltage into the mark voltage range before applying another classification probe voltage, or powering up the PD.

An example of 1-Event classification is shown in Figure 2. In 2-Event classification, a PSE probes for power classification twice as shown in Figure 3. An IEEE 802.3bt PSE may apply as many as 5 events before powering up the PD.



Figure 2. 1-Event Classification Signaling Waveform



Figure 3. 2-Event Classification/Mark Signaling Waveform

#### IEEE 802.3bt Physical Classification and Demotion

IEEE 802.3bt defines physical classification to allow a PD to communicate its power classification to the connected PSE and to allow the PSE to inform the PD of the PSE's available power. Demotion is provided if the PD requested power level is not available at the PSE. If demoted, the PD must operate in a lower power state.

IEEE 802.3bt provides nine PD classes and four PD types, as shown in Table 1. The LT4295 class is configured by setting the  $R_{CLS}$  and  $R_{CLS++}$  resistor values.

IEEE 802.3bt PSEs present a single classification event (see Figure 2) to Class 0 thru 3 PDs. A Class 0 thru 3 PD presents its class signature to the PSE and is then





powered on if sufficient power is available. Power limited IEEE 802.3bt PSEs may issue a single event to Class 4 and higher PDs in order to demote those PDs to 13W.

IEEE 802.3bt PSEs present up to three classification events depending on type to Class 4 PDs (see Figure 4). Class 4 PDs present a class signature 4 on all events. This third event differentiates a Class 4 PD from a higher class PD. Power limited IEEE 802.3bt PSEs may issue three events to Class 5 and higher PDs in order to demote those PDs to 25.5W.



Figure 4. 3-Event Classification/Mark Signaling Waveform

IEEE 802.3bt PSEs present four classification events (see Figure 5) to Class 5 and 6 PDs. Class 5 and 6 PDs present a class signature 4 on the first two events. Class 5 and 6 PDs present a class signature 0 or 1, respectively, on the remaining events. Power limited IEEE 802.3bt PSEs may issue four events to Class 7 and higher PDs in order to demote those PDs to 51W.

IEEE 802.3bt PSEs present five classification events (see Figure 6) to Class 7 and 8 PDs. Class 7 and 8 PDs present a class signature 4 on the first two events. Class 7 and 8 PDs present a class signature 2 or 3 respectively, on the remaining events.

The PD must monitor the number of classification/mark events, which is communicated through the LT4295 T2P pin.



Figure 5. 4-Event Classification/Mark Signaling Waveform



Figure 6. 5-Event Classification/Mark Signaling Waveform

#### Classification Resistors (R<sub>CLS</sub> and R<sub>CLS++</sub>)

The R<sub>CLS</sub> and R<sub>CLS++</sub> resistors set the classification currents corresponding to the PD power classification. Select the value of R<sub>CLS</sub> and R<sub>CLS++</sub> from Table 1 and connect the 1% resistor between the RCLASS, RCLASS++ pin and GND.

#### **Detection Signature Corrupt During Mark Event**

During the mark event, the LT4295 presents <11 k  $\Omega$  to the port as required by the IEEE 802.3 specification.

#### **Inrush and Powered On**

After the PSE detects and optionally classifies the PD, the PSE then powers on the PD. When the PD port voltage rises above the  $V_{HSON}$  threshold, it begins to source  $I_{GPU}$  out of the HSGATE pin. This current flows into an external 4295f



capacitor  $C_{GATE}$  in Figure 7 and causes a voltage to ramp up the gate of the external MOSFET. The external MOSFET acts as a source follower and ramps the voltage up on the output bulk capacitor,  $C_{PORT}$ , thereby determining the inrush current,  $I_{INRUSH}$ . To meet IEEE requirements, design  $I_{INRUSH}$  to be ~100mA.



Figure 7. Programming I<sub>INRUSH</sub>

The LT4295 internal charge pump enables an N-channel MOSFET solution, replacing a larger and more costly P-channel FET. The low  $R_{DS(ON)}$  MOSFET also maximizes power delivery and efficiency, reduces power and heat dissipation, and eases thermal design.

#### **DELAY START**

After the HSGATE charges up to approximately 7V above HSSRC, fully enhancing the external hot swap MOSFET, the switching regulator controller operates after a delay of  $t_{\text{START}}$ .

### EXTERNAL V<sub>CC</sub> SUPPLY

The external V<sub>CC</sub> supply must be configured as a buck regulator shown in Figure 8. To optimize the buck regulator, use the external component values in Table 4 corresponding to the V<sub>IN</sub> operating range. This buck regulator runs in discontinuous mode with the inductor peak current considerably higher than average load current on V<sub>CC</sub>. Thus, the saturation current rating of the inductor must exceed the values shown in Table 2. Place the capacitor, C, as close as possible to V<sub>CC</sub> pin 21 and GND pin 19. For

optimal performance, place these components as close as possible to the LT4295.



Figure 8. V<sub>CC</sub> Buck Regulator

#### Table 2 . Buck Regulator Component Selection

V <sub>IN</sub>	C	L	I <sub>SAT</sub>	Re	D
9V-57V	22µF	22µH	≥1.2A	1Ω	Schottky
PoE	10µF	100µH	≥300mA	20Ω	Ultrafast Diode

#### **AUXILIARY SUPPLY OVERRIDE**

If the AUX pin is held above  $V_{AUXT}$ , the LT4295 enters auxiliary power operation. In this mode the detection signature resistor is disconnected, classification is disabled, and HSGATE is pulled down.

The AUX pin allows for setting the auxiliary supply turn on ( $V_{AUXON}$ ) and turn off ( $V_{AUXOFF}$ ) voltage thresholds. The auxiliary supply hysteresis voltage,  $V_{AUXHYS}$ , is set by sinking current,  $I_{AUXH}$ , only when the AUX pin voltage is less than  $V_{AUXT}$ . Use the following equations to set  $V_{AUXON}$ and  $V_{AUXOFF}$  via R1 and R2 in Figure 9. A capacitor up to 1000pF may be placed between the AUX pin and GND to improve noise immunity.

 $V_{AUXON}$  must be lower than  $V_{HSOFF}$ .







#### T2P OUTPUT

The LT4295 communicates the available power to the PD application via the T2P pin. The T2P pin state is determined by the number of classification/mark events, the PD classification signature, and whether the PD is in PoE or auxiliary power operation. The LT4295 uses a 4-state encoding on the T2P pin.

During PoE operation after completing inrush, the T2P pin presents a high impedance (Hi-Z) to  $V_{CC}$  to indicate 1-Event classifications. The T2P pin presents a low impedance (Low-Z) to  $V_{CC}$  to indicate 2-Event or 3-Event classification. The T2P pin presents an alternating low/high impedance to  $V_{CC}$  at 50% duty cycle to indicate 4-Event classification. The T2P pin presents an alternating 25% low/75% high impedance to  $V_{CC}$  duty cycle to indicate 5-Event classification. The T2P pin toggles at a rate of f<sub>T2P</sub>. This feature is summarized in Table 3.

During auxiliary power operation, when configured for Class 4 or lower (i.e. RCLASS++ pin is floating), the T2P presents low impedance to  $V_{CC}$ . When configured Class 5 or higher (i.e. with a resistor on the RCLASS++ pin to GND), the T2P presents a 25% duty cycle. This feature is summarized in Table 4.

Table 3. T2P Response vs Number of Class/Mark Events During PoE Operation

NUMBER OF Classification/ Mark events	T2P WRT V <sub>CC</sub>	PD POWER
1	Hi-Z	13W
2 or 3	Low-Z	25.5W
4	50% Hi-Z/50% Low-Z	Minimum(PD Class, 51W)
5	25% Low-Z, 75% Hi-Z	Minimum (PD Class, 71W)

Table 4. T2P Response During Auxiliary Power Operation

PD CLASSIFICATION SIGNATURE	T2P WRT V <sub>CC</sub>
0-4	Low-Z
5-8	25% Low-Z, 75% Hi-Z

### SWITCHING REGULATOR CONTROLLER OPERATION

The switching regulator controller portion of the LT4295 is a current mode controller capable of implementing either a flyback or a forward power supply. When used in flyback mode, no opto-isolator is required for feedback

because the output voltage is sensed via the transformer's third winding.

#### **Flyback Mode**

The LT4295 is programmed into flyback mode by placing a resistor R<sub>FFSDLY</sub> from the FFSDLY pin to GND. This resistor must be in the range of  $5.23k\Omega$  to  $52.3k\Omega$ . If using a potentiometer to adjust R<sub>FFSDLY</sub>, ensure the adjustment of the potentiometer does not exceed  $52.3k\Omega$ . The value of R<sub>FFSDLY</sub> determines t<sub>PGDELAY</sub> according to the following equations:

$$\begin{split} t_{PGDELAY} &\approx 2.69 ns \, / \, k\Omega \bullet R_{FFSDLY} + 30 ns \\ t_{PGSG} &\approx 20 ns \end{split}$$

The SG pin must be connected to the secondary side MOSFET through a gate drive transformer as shown in Figure 11. Add a Schottky diode from PG to GND as shown in Figure 11 to prevent PG from going negative.



Figure 10. PG and SG Timing Relationship in Flyback Mode







#### Forward Mode

The LT4295 is programmed into forward mode by placing a resistor R<sub>FFSDLY</sub> from the FFSDLY pin to V<sub>CC</sub>. The R<sub>FFSDLY</sub> resistor must be in the range of 10.5k $\Omega$  to 52.3k $\Omega$ . If using a potentiometer to adjust R<sub>FFSDLY</sub> ensure the adjustment of the potentiometer does not exceed 52.3k $\Omega$ .

The value of  $R_{\mbox{FFSDLY}}$  determines  $t_{\mbox{PGDELAY}}$  and  $t_{\mbox{PGSG}}$  according to the following equations:

 $t_{PGDELAY}\approx7.16ns/k\Omega\bullet R_{FFSDLY}+17ns$ 

 $t_{PGSG} \approx 5.60 \text{ns/k} \Omega \bullet R_{FFSDLY} + 7.9 \text{ns}$ 

The PG and SG relationships in forward mode are shown in Figure 12.

In forward mode, the SG pin has the correct polarity to drive the active clamp P-channel MOSFET through a simple level shifter as shown in Figure 13. Add a Schottky diode from the PG to GND as shown in Figure 13 to prevent PG from going negative.



Figure 12. PG and SG Timing Relationship in Forward Mode



Figure 13. Example PG and SG Connections in Forward Mode

#### FEEDBACK AMPLIFIER

In the flyback mode, the feedback amplifier senses the output voltage through the transformer's third winding as shown in Figure 14. The amplifier is enabled only during the fixed interval,  $t_{FB}$ , as shown in Figure 15. This eliminates the opto-isolator in isolated designs, thus greatly improving the dynamic response and stability over lifetime. Since  $t_{FB}$  is a fixed interval, the time-averaged transconductance, gm, varies as a function of the user-selected switching frequency.







Figure 15. Feedback Amplifier Timing Diagram



#### FEEDBACK AMPLIFIER OUTPUT, ITHB

As shown in the Block Diagram,  $V_{SENSE}$  is the input of the Current Sense Comparator.  $V_{SENSE}$  is derived from the output of a linear amplifier whose input is the voltage on the ITHB pin,  $V_{ITHB}$ .

This linear amplifier inverts its input, V<sub>ITHB</sub>, with a gain,  $\Delta V_{SENSE}/\Delta V_{ITHB}$ , and with an offset voltage of V<sub>ITHB(OS)</sub> to yield its output, V<sub>SENSE</sub>. This relationship is shown graphically in Figure 1. Note the slope  $\Delta V_{SENSE}/\Delta V_{ITHB}$  is a negative number and is provided in the electrical characteristics table.

$$V_{\text{ITHB}} = V_{\text{ITHB}(\text{OS})} + V_{\text{SENSE}} \bullet \left(\frac{\Delta V_{\text{SENSE}}}{\Delta V_{\text{ITHB}}}\right)^{-1}$$

The block diagram shows  $V_{SENSE}$  is compared against the voltage across the current sense resistor,  $V(ISEN^+)$ - $V(ISEN^-)$  modified by the internal slope compensation voltage discussed subsequently.

#### LOAD COMPENSATION

As can be seen in Figure 15, the voltage on the FB31 pin droops slightly during the flyback period. This is mostly caused by resistances of components of the secondary side such as: the secondary winding,  $R_{DS(ON)}$  of the synchronous MOSFET, ESR of the output capacitor, etc. These resistances cause a feedback error that is proportional to the current in the secondary loop at the time of feedback sample window. To compensate for this error, the LT4295 places a voltage proportional to the peak current in the primary winding on the RLDCMP pin.

#### Determining Feedback and Load Compensation Resistors

Because the resistances of components on the secondary side are generally not well known, an empirical method must be used to determine the feedback and load compensation resistor values.

INITIALLY SET 
$$R_{FB2} = 2k\Omega$$
  
 $R_{FB1} \approx R_{FB2} \frac{V_{OUT}}{V_{FB}} \frac{N_{THIRD}}{N_{SECONDARY}} - R_{FB2}$ 

Connect the resistor R<sub>LDCMP</sub> between the RLDCMP pin and GND. R<sub>LDCMP</sub> must be at least 10k $\Omega$ . Adjust R<sub>LDCMP</sub> for minimum change of V<sub>OUT</sub> over the full input and output load range. A potentiometer in series with 10k $\Omega$  may be initially used for R<sub>LDCMP</sub> and adjusted. The potentiometer+10k $\Omega$  may then be removed, measured, and replaced with the equivalent fixed resistor. The resulting V<sub>OUT</sub> differs from the desired V<sub>OUT</sub> due to offset injected by load compensation. The change to R<sub>FB2</sub> to correct this is predicted by:

$$\Delta R_{FB2} = \frac{\Delta V_{OUT}}{V_{FB}} \frac{N_{THIRD}}{N_{SECONDARY}} \frac{R_{FB2}^2}{R_{FB1}}$$

Where:  $\Delta V_{OUT}$  is the desired change to  $V_{OUT}$   $\Delta R_{FB2}$  is the required change to  $R_{FB2}$ 

 $N_{THIRD}/N_{SECONDARY}$  is the transformer third winding to secondary winding

#### **OPTO-ISOLATOR FEEDBACK**

For forward mode operation, the flyback voltage cannot be sensed across the transformer. Thus, opto-isolator feedback must be used. When using opto-isolator feedback, connect the FB31 pin to GND and leave the RLDCMP pin open. In this condition, the feedback amplifier sinks an average current of  $I_{SINK}$  into the ITHB pin. An example for feedback connections is shown in Figure 16. Note that since  $I_{SINK}$  is time-averaged over the switching period, the sink current varies as a function of the user-selected switching frequency.



Figure 16. Opto-isolator Feedback Connections in the Forward Mode

### SOFT-START

In PoE applications, a proper soft-start design is required to prevent the PD from drawing more current than the PSE can provide.



The soft-start time,  $t_{SFST}$ , is approximately the time in which the power supply output voltage,  $V_{OUT}$ , is charging its output capacitance,  $C_{OUT}$ . This results in an inrush current at the port of the PD, Iport\_inrush (not to be confused with  $I_{INRUSH}$  discussed earlier in Applications Information section). Care must be taken in selecting  $t_{SFST}$  to prevent the PD from drawing more current than the PSE can provide.

In the absence of an output load current, the lport\_inrush, is approximated by the following equation:

 $Iport\_inrush \approx \frac{C_{OUT} \bullet V_{OUT}^2}{\eta \bullet t_{SFST} \bullet V_{IN}}$ 

where  $\boldsymbol{\eta}$  is the power supply efficiency,

 $V_{\mbox{IN}}$  is the input voltage of the PD

Iport\_inrush plus the port current due to the load current must be below the current the PSE can provide. Note that the PSE current capability depends on the PSE operating standard.

The LT4295 contains a soft-start function that controls  $t_{SFST}$  by connecting an external capacitor,  $C_{SFST}$ , between the SFST pin and GND. The SFST pin is pulled up with  $I_{SFST}$  when the LT4295 begins switching. The voltage ramp on the SFST pin is proportional to the duty cycle ramp for PG.

For flyback mode, the soft-start time is:

$$t_{SFST} = \frac{600 \mu A}{nF} \left( \frac{C_{SFST}}{I_{SFST}} \right) \left( t_{PGon} + t_{PGDELAY} - t_{MIN} \right)$$

where  $t_{PGon}$  is the time when PG is high as shown in Figure 8 once the power supply is in steady-state.

In forward mode, each of the back page applications schematics provides a chart with  $t_{SFST}$  vs.  $C_{SFST}$ . Select the application and choose a value of  $C_{SFST}$  that corresponds to the desired soft-start time.

### **CURRENT SENSE COMPARATOR**

The LT4295 uses a differential current sense comparator to reduce the effects of stray resistance and inductance on the measurement of the primary current. ISEN<sup>+</sup> and ISEN<sup>-</sup> must be Kelvin connected to the sense resistor pads. Like most switching regulator controllers, the current sense comparator begins sensing the current  $t_{MIN}$  after PG turns on. Then, the comparator turns PG off after the voltage across ISEN<sup>+</sup> and ISEN<sup>-</sup> exceeds the current sense comparator threshold,  $V_{SENSE}$ . Note that the voltage across ISEN<sup>+</sup> and ISEN<sup>-</sup> is modified by LT4295's internal slope compensation.

#### **SLOPE COMPENSATION**

The LT4295 incorporates current slope compensation. Slope compensation is required to ensure current loop stability when the duty cycle is greater than or near 50%. The slope compensation of the LT4295 does not reduce the maximum peak current at higher duty cycles.

#### **CONTROL LOOP COMPENSATION**

In flyback mode, loop frequency compensation is performed by connecting a resistor/capacitor network from the output of the feedback amplifier (ITHB pin) to GND as shown in Figure 14. In forward mode, loop compensation is performed by varying  $R_X$  and  $C_X$  in Figure 16.

#### ADJUSTABLE SWITCHING FREQUENCY

The LT4295 has a default switching frequency,  $f_{OSC}$ , of 214 kHz when the ROSC pin is left open. If a higher switching frequency,  $f_{SW}$ , is desired (up to 300kHz), a resistor no smaller than 45.3k $\Omega$  may be added between the ROSC pin to GND. The resistor can be calculated below:

$$\mathsf{R}_{\mathsf{OSC}} = \frac{3900 \mathsf{k} \Omega \bullet \mathsf{k} \mathsf{Hz}}{(\mathsf{f}_{\mathsf{SW}} - \mathsf{f}_{\mathsf{OSC}})} (\mathsf{k} \Omega)$$

### SHORT CIRCUIT RESPONSE

If the power supply output voltage is shorted, overloaded, or if the soft-start capacitor is too small, an overcurrent fault event occurs when the voltage across the sense pins exceeds  $V_{FAULT}$  (after the blanking period of  $t_{MIN}$ ). This begins the internal fault timer  $t_{FAULT}$ . For the duration of  $t_{FAULT}$ , the LT4295 turns off PG and SG and pulls the SFST pin to GND. After  $t_{FAULT}$  expires, the LT4295 initiates soft-start.



The fault and soft-start sequence repeats as long as the short circuit or overload conditions persist. This condition is recognized by the PG waveform shown in Figure 17 repeating at an interval of  $t_{FAULT}$ .



Figure 17. PG Waveforms with Output Shorted

#### **OVERTEMPERATURE PROTECTION**

The IEEE 802.3 specification requires a PD to withstand any applied voltage from 0V to 57V indefinitely. During classification, however, the power dissipation in the LT4295 may be as high as 1.5W. The LT4295 can easily tolerate this power for the maximum IEEE classification timing but overheats if this condition persists abnormally.

The LT4295 includes an overtemperature protection feature which is intended to protect the device during momentary overload conditions. If the junction temperature exceeds the overtemperature threshold, the LT4295 pulls down HSGATE pin, disables classification, and disables the switching regulator operation.

#### MAXIMUM DUTY CYCLE

The maximum duty cycle of the PG pin is modified by the chosen  $t_{\text{PGDELAY}}$  and  $f_{\text{SW}}.$  It is calculated below:

MAX POWER SUPPLY DUTY CYCLE

 $= D_{MAX} - t_{PGDELAY} \bullet f_{SW}$ 

For an appropriate margin during transient operation, the forward or flyback power supply should be designed so that its maximum steady-state duty cycle should be about 10% lower than the LT4295 Maximum Power Supply Duty Cycle calculated above.

#### EXTERNAL INTERFACE AND COMPONENT SELECTION

#### PoE Input Diode Bridge

PDs are required to polarity-correct its input voltage. When diode bridges are used, the diode forward voltage drops affect the voltage at the VPORT pin. The LT4295 is designed to tolerate these voltage drops. The voltage parameters shown in the Electrical Characteristics are specified at the LT4295 package pins.

For high efficiency applications, the LT4295 supports an LT4321-based PoE ideal diode bridge that reduces the forward voltage drop from 0.7V to nearly 20mV per diode in normal operation, while maintaining IEEE 802.3 compliance.

#### Auxiliary Input Diode Bridge

Some PDs are required to receive AC or DC power from an auxiliary power source. A diode bridge is typically required to handle the voltage rectification and polarity correction.

In high efficiency applications, or in low auxiliary input voltage applications, the voltage drop across the rectifier cannot be tolerated. The LT4295 can be configured with an LT4320-based ideal diode bridge to recover the diode voltage drop and ease thermal design.

For applications with auxiliary input voltages below 10V, the LT4295 must be configured with an LT4320-based ideal diode bridge to recover the voltage drop and guarantee the minimum VPORT voltage is within the VPORT AUX range as specified in the Electrical Characteristics table.

#### **Input Capacitor**

A 0.1 $\mu$ F capacitor is needed from VPORT to GND to meet the input impedance requirement in IEEE 802.3 and to properly bypass the LT4295. This capacitor must be placed as close as possible to the VPORT and GND pins.

#### **Transient Voltage Suppressor**

The LT4295 specifies an absolute maximum voltage of 100V and is designed to tolerate brief overvoltage events due to Ethernet cable surges.

To protect the LT4295 from an overvoltage event, install a unidirectional transient voltage suppressor (TVS) such as an SMAJ58A between the VPORT and GND pins. This TVS must be placed as close as possible to the VPORT and GND pins of the LT4295. For PD applications that require an auxiliary power input, install a TVS between  $V_{IN}$  and GND as close as possible to the LT4295.

For extremely high cable discharge and surge protection contact Linear Technology Applications.



4295f

#### 13W PoE Power Supply in Flyback Mode with 5V, 2.3A Output



**Efficiency vs Load Current** 



#### V<sub>OUT</sub> vs Load Current















**LINEAR** TECHNOLOGY 19

4295f

20

## TYPICAL APPLICATIONS



t <sub>SFST</sub> (ms)	1.5	4.9	15	48	
C <sub>SFST</sub> (µF)	0.10	0.33	1.0	3.3	







**LINEAR** TECHNOLOGY

40W PoE Power Supply in Flyback Mode with 5V, 7A Output

4295 TA06c

LOAD CURRENT (A)

-

4295 TA06b

LOAD CURRENT (A)

~

LT4295



4295f









EFFICIENCY (%)



4295 TA08c



25.5W PoE Power Supply in Flyback Mode with 24V, 1A Output







LINEAR TECHNOLOGY

62W PoE Power Supply in Flyback Mode with 24V, 2.4A Output



t <sub>SFST</sub> (ms)	1.4	2.4	4.4	15	46	
C <sub>SFST</sub> (µF)	0.10	0.22	0.47	1.0	3.3	







71W PoE Power Supply in Forward Mode with 24V, 2.8A Output

### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LT4295#packaging for the most recent package drawings.

**UFD** Package



- 5. EXPOSED PAD SHALL BE SOLDER PLATED 6.
- SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE





# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC4267/ LTC4267-1/ LTC4267-3	IEEE 802.3af PD Interface with Integrated Switching Regulator	Internal 100V, 400mA Switch, Programmable Class, 200/300kHz Constant Frequency PWM
LTC4269-1	IEEE 802.3af PD Interface with Integrated Flyback Switching Regulator	2-Event Classification, Programmable Class, Synchronous No-Opto Flyback Controller, 50kHz to 250kHz, Aux Support
LTC4269-2	IEEE 802.3af PD Interface with Integrated Forward Switching Regulator	2-Event Classification, Programmable Class, Synchronous Forward Controller, 100kHz to 500kHz, Aux Support
LT4275A/B/C	LTPoE++/PoE+/PoE PD Controller	External Switch, LTPoE++ Support
LT4276A/B/C	LTPoE++/PoE+/PoE PD with Forward/ Flyback Switching Regulator Controller	External Switch, LTPoE++ Support, User-Configurable Class, Forward or No-Opto Flyback Operation, Frequency, PG/SG Delays, Soft-Start, and Aux Support as Low as 9V, Incl Housekeeping Buck, Slope Compensation
LTC4278	IEEE 802.3af PD Interface with Integrated Flyback Switching Regulator	2-Event Classification, Programmable Class, Synchronous No-Opto Flyback Controller, 50kHz to 250kHz, 12V Aux Support
LTC4290/LTC4271	8-Port PoE/PoE+/LTPoE++ PSE Controller	Transformer Isolation, Supports IEEE 802.3af, IEEE 802.3at and LTPoE++ PDs
LT4320/LT4320-1	Ideal Diode Bridge Controller	9V-72V, DC to 600Hz Input. Controls 4-NMOSFETs, Voltage Rectification without Diode Drops
LT4321	PoE Ideal Diode Bridge Controller	Controls 8-NMOSFETs for IEEE-required PD Voltage Rectification without Diode Drops

