

# Enpirion<sup>®</sup> Power Datasheet EN6310QA 1A PowerSoC Voltage Mode Synchronous PWM Buck with Integrated Inductor

## Description

The EN6310QA is a member of Altera Enpirion's high efficiency EN6300 family of PowerSoCs. The EN6310QA is a 1A PowerSoC that is AEC-Q100 qualified for automotive applications.

The EN6310QA employs Altera Enpirion's EDMOS MOSFET technology for monolithic integration and very low switching loss. The device switches at 2.2MHz in fixed PWM operation to eliminate the low frequency noise that is created by pulse frequency modulation operating modes. The MOSFET ratios are optimized to offer high conversion efficiency for lower VOUT settings.

Output voltage settings are programmable via a simple resistor divider circuit. Output voltage can be programmed from as low as 0.6V to 3.3V. The device has a programmable soft-start ramp rate to accommodate sequencing and to prevent un-wanted current inrush at start up. A Power OK (POK) flag is provided to indicate a fault condition.

The Altera Enpirion power solution significantly helps in system design and productivity by offering greatly simplified board design, layout and manufacturing requirements. In addition, a reduction in the number of vendors required for the complete power solution helps to enable an overall system cost savings.

All Altera Enpirion products are RoHS compliant and lead-free manufacturing environment compatible.

## Features

- Integrated inductor, MOSFET and Controller
- -40°C to 105°C Ambient Temperature Range
- AEC-Q100 Qualified for Automotive Applications
- Small 4mm x 5mm x 1.85mm QFN
- High Efficiency up to 96%
- Solution Footprint Less than 65mm<sup>2</sup>
- 1A Continuous Output Current
- VIN Range of 2.7V to 5.5V
- VOUT Range from 0.6V to 3.3V
- Programmable Soft Start and Power OK Flag
- Fast Transient Response and Recovery Time
- Low Noise and Low Output Ripple; 4mV Typical
- 2.2MHz Switching Frequency
- Under Voltage Lock-out (UVLO), Short Circuit, Over Current and Thermal Protection

### **Applications**

- Automotive Applications
- Altera FPGAs (MAX, ARRIA, CYCLONE, STRATIX)
- Low Power FPGA Applications
- Noise Sensitive Wireless and RF Applications







Figure 2. Highest Efficiency in Smallest Solution Size

# **Ordering Information**

Part Number	Package Markings	<b>T</b> <sub>A</sub> (° <b>C</b> )	Package Description	
EN6310QA	6310A	-40 to +105	30-pin (4mm x 5mm x 1.85mm) QFN T&R	
EVB-EN6310QA	6310A	QFN Evaluation Board		

Packing and Marking Information: www.altera.com/support/reliability/packing/rel-packing-and-marking.html

# Pin Assignments (Top View)



#### Figure 3: Pin Out Diagram (Top View)

**NOTE A**: NC pins are not to be electrically connected to each other or to any external signal, ground, or voltage. However, they must be soldered to the PCB. Failure to follow this guideline may result in part malfunction or damage.

**NOTE B**: White 'dot' on top left is pin 1 indicator on top of the device package.

**NOTE C**: The Keep Out pin is the exposed metal below the package that is not to be mechanically or electrically connected to the PCB.

Pin Description				
PIN	NAME	FUNCTION		
1, 2, 24- 30	NC(SW)	NO CONNECT. Do not connect to any signal, voltage, or ground. These pins are connected internally to the MOSFET common switch node.		
3, 4	PGND	Power ground. The output filter capacitor ground terminal should be connected to these pins. Refer to application details for proper layout and ground routing.		
5-11	VOUT	Regulated output. Connect output capacitors from these pins to PGND (pins 3, 4).		
12, 15	NC	NO CONNECT. Do not connect to any signal, voltage, or ground. These pins may be connected internally.		
13	VFB	Output feed-back node. Connect to center of VOUT resistor divider.		
14	AGND	Quiet analog ground for control circuits. Connect to system ground plane.		
16	CSS	Soft Start startup time programming pin. Connect C <sub>SS</sub> capacitor from this pin to AGND.		
17	POK	Power OK is an open drain transistor (pulled up to AVIN or similar voltage) used for power system state indication. POK is logic high when VOUT is above 90% of VOUT nominal. Leave this pin floating if not used.		
18	ENABLE	Output enable; Enable = logic high, Disable = logic low.		
19	AVIN	Quiet input supply for circuitry.		
20, 21	PGND	Power ground. The input filter capacitor ground terminal should be connected to these pins. Refer to application details for proper layout and ground routing.		
22, 23	PVIN	Input supply voltage for high side MOSFET Switch. Connect input filter capacitor from this pin to PGND.		
31	PGND Bottom Pad	Device thermal pad to be connected to the system GND plane. See Layout Recommendations section.		

# Absolute Maximum Ratings

**CAUTION**: Absolute Maximum ratings are stress ratings only. Functional operation beyond the recommended operating conditions is not implied. Stress beyond the absolute maximum ratings may impair device life. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Voltages on : PVIN, AVIN, VOUT		-0.3	6.6	V
Voltages on: ENABLE, POK		-0.3	V <sub>IN</sub> +0.3	V
Voltages on: VFB, SS		-0.3	2.7	V
Storage Temperature Range	T <sub>STG</sub>	-65	150	°C
Maximum Operating Junction Temperature	T J-ABS Max		150	°C
Reflow Temp, 10 Sec, MSL3 JEDEC J-STD-020A			260	°C
ESD Rating (based on Human Body Model)			2000	V
ESD Rating (based on CDM)			500	V

# **Recommended Operating Conditions**

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Voltage Range	V <sub>IN</sub>	2.7	5.5	V
Output Voltage Range	Vout	0.60	3.3	V
Output Current	Гоит		1	А
Operating Ambient Temperature	TA	-40	+105	°C
Operating Junction Temperature	TJ	-40	+125	°C

# **Thermal Characteristics**

PARAMETER	SYMBOL	TYP	UNITS
Thermal Shutdown	T <sub>SD</sub>	140	°C
Thermal Shutdown Hysteresis	T <sub>SDH</sub>	20	°C
Thermal Resistance: Junction to Ambient (0 LFM) (Note 1)	θja	60	°C/W
Thermal Resistance: Junction to Case (0 LFM)	οιθ	3	°C/W

**Note 1**: Based on 2oz. external copper layers and proper thermal design in line with EIJ/JEDEC JESD51-7 standard for high thermal conductivity boards.

# **Electrical Characteristics**

NOTE:  $V_{IN}$  (PVIN and AVIN) = 5.0V, Minimum and Maximum values are over operating ambient temperature range unless otherwise noted. Typical values are at  $T_A = 25^{\circ}$ C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Range	VIN	VIN = AVIN = PVIN	2.7		5.5	V
Under Voltage Lockout VIN Rising	UVLO_R			2.3		V
Under Voltage Lockout VIN Falling	UVLO_F			1.9		V
Output Voltage Range	Vout		0.6		3.3	V
Maximum Duty Cycle	DMAX			85		%
Feedback Pin Voltage Initial Accuracy	VFB	$T_A = 25^{\circ}C, V_{IN} = 5.0V,$ $I_{LOAD} = 100 \text{mA}$		0.60		V
		VIN = 3.3V; 0A ≤ I <sub>OUT</sub> ≤ 1.0A; -40°C ≤ T <sub>A</sub> ≤ +105°C	-2.0		+2.25	%
Output Voltage DC Accuracy		VIN = 5.0V; 0A ≤ I <sub>OUT</sub> ≤ 1.0A; -20°C ≤ T <sub>A</sub> ≤ +105°C	-2.0		+2.0	%
		VIN = 5.0V; 0A ≤ I <sub>OUT</sub> ≤ 1.0A; -40°C ≤ T <sub>A</sub> ≤ +105°C	-3.0		+2.0	%
Feedback Pin Input Current (Note 3)	I <sub>VFB</sub>			100		nA
Continuous Output Current	IOUT				1	A
Over Current Trip Point	IOCP		1.2	1.8		A
AVIN Shut-Down Current	Isd	ENABLE = Low		175		μΑ
PVIN Shut-Down Current	I <sub>SD</sub>	ENABLE = Low		2.2		μA
OCP Threshold	IOCP	$2.7 \le VIN \le 5.5V$	1.2			Α
ENABLE Pin Logic Threshold	ENLOW	Pin = Low	0.0		0.4	V
Ç	ENHIGH	Pin = High	1.8		VIN	V
ENABLE Pin Input Current	IENABLE	ENABLE = High		5		μΑ
ENABLE Lock-out	ENLO	Time before enable will re-assert internally after being pulled low		12.5		ms
Switching Frequency	fsw			2.2		MHz
Soft Start Time (Note 2) (Note 3)	Tss	CSS = 10nF	5.2	6.5	7.8	ms
Allowable Soft Start Capacitor Range (Note 3)	C <sub>SS</sub>		0.47		10	nF

**Note 2**: Soft Start Time range does not include capacitor tolerances.

Note 3: Parameter not production tested but is guaranteed by design.

## **Typical Performance Curves**









**Output Voltage vs. Output Current** 



Output Voltage vs. Output Current



# **Typical Performance Curves (Continued)**















# **Typical Performance Curves (Continued)**





# **Typical Performance Characteristics**





# **Typical Performance Characteristics (Continued)**





CONDITIONS

LOAD

2

VIN = 5.0V, VOUT = 1.0V

COUT = 2x22µF (1206)

CIN = 4.7µF (0603) + 100pF

CILI 50.0mV∿%Ch2 250mVΩ%M 100μs A Ch2 J 355mV

Using Datasheet Recommended Components

#### EN6310QA

# **Typical Performance Characteristics (Continued)**











#### www.altera.com/enpirion, Page 11 Rev E

#### EN6310QA

# Functional Block Diagram



Figure 4: Functional Block Diagram

# **Functional Description**

#### **Functional Overview**

The EN6310QA is a synchronous buck converter with integrated MOSFET switches and Inductor. The device can deliver up to 1A of continuous load current. The EN6310QA has a programmable soft start rise time and a power OK (POK) signal. The device operates in a fixed 2.2MHz PWM mode to eliminate noise associated with pulse frequency modulation schemes. The control topology is a low complexity type IV voltage mode providing high noise immunity and stability over the entire operating range. Output voltage is set with a simple resistor divider. The high switching frequency enables the use of small MLCC input and output filter capacitors. Figure 4 shows the EN6310QA block diagram.

#### **Protection Features:**

The EN6310QA has the following protection features.

- Over-current protection (to protect the IC from excessive load current)
- Short-Circuit protection
- Thermal shutdown with hysteresis
- Under-voltage lockout circuit to disable the converter output when the input voltage is below a pre-defined level

### **Additional Features:**

• Soft-start circuit, limiting the in-rush current when the converter is initially powered up. The soft start time is programmable with appropriate choice of soft start capacitor value

### **High Efficiency Technology**

The key enabler of this revolutionary integration is Altera Enpirion's proprietary power MOSFET technology. The advanced MOSFET switches are implemented in deep-submicron CMOS to supply very low switching loss at high switching frequencies and to allow a high level of integration. The semiconductor process allows seamless integration of all switching, control, and compensation circuitry. The proprietary magnetics design provides highdensity/high-value magnetics in a very small footprint. Altera Enpirion magnetics are carefully matched to the control and compensation circuitry optimal solution with vielding an assured performance over the entire operating range.

#### Integration for Low-Noise Low-EMI

The EN6310QA utilizes a proprietary low loss integrated inductor. The integration of the inductor greatly simplifies the power supply design process. The inherent shielding and compact construction of the integrated inductor reduces the conducted and radiated noise that can couple into the traces of the printed circuit board. Furthermore, the package layout is optimized to reduce the electrical path length for the high di/dt input AC ripple currents that are a major source of radiated emissions from DC-DC converters. Careful package and IC design minimize common mode noise that can be difficult to mitigate otherwise. The integrated inductor provides the optimal solution to the complexity, output ripple, and noise that plague low power DCDC converter design.

### **Control Topology**

The EN6310QA utilizes an internal type IV voltage mode compensation scheme. Voltage mode control provides a high degree of noise immunity at light load currents so that low ripple and high accuracy are maintained over the entire load range. The high switching frequency allows for a very wide control loop bandwidth and hence excellent transient performance. The EN6310QA is optimized for fast transient recovery for applications with demanding transient performance. Voltage mode control enables a high degree of stability over the entire operating range.

### Enable

The EN6310QA ENABLE pin enables and disables operation of the device. A logic low will disable the converter and cause it to shut down. A logic high will enable the converter and initiate a normal soft start operation. When ENABLE is pulled low, the Power MOSFETs stop switching and the output is discharged in a controlled manner with a soft pull down MOSFET. Once the enable pin is pulled low, there is a lockout period before the device can be reenabled. The lock out period can be found in the Electrical Characteristics Table. Do not leave ENABLE pin floating or it will be in an unknown random state.

The EN6310QA supports startup into a pre-biased output of up to 1.5V. The output of the EN6310QA can be pre-biased with a voltage up to 1.5V when it is first enabled.

### **POK Operation**

The POK signal is an open drain signal (requires a pull up resistor to AVIN or similar voltage) from the converter indicating the output voltage is within the specified range. Typically, a 100k $\Omega$  or lower resistance is used as the pull-up resistor. The POK signal will be logic high (AVIN) when the output voltage is above 90% of the programmed voltage level. If the output voltage is below this point, the POK signal will be a logic low. If the input voltage is in UVLO or if the ENABLE is pulled low, the POK will also be a logic low. The POK signal can be used to sequence down-stream converters by tying to their enable pins.

## **Programmable Soft Start Operation**

Soft start is externally programmable by adjusting the value of the  $C_{SS}$  capacitor, which is placed between the respective  $C_{SS}$  pin and AGND pin. When the enable pin is pulled high, the output will ramp up monotonically at a rate determined by the CSS capacitor.

Soft start ramp time is programmable over a range of 0.5ms to 10ms. The longer ramp times allow startup into very large bulk capacitors that may be present in applications such as wireless broadband or solid state storage, without triggering an Over Current condition. The rise time is given as:

 $T_{RISE}$  [ms] =  $C_{SS}$  [nF] 0.65 ± 25%

**NOTE**: Rise time does not include capacitor tolerances.

If a 10nF soft-start capacitor is used, then the output voltage rise time will be around 6.5ms. The rise time is measured from when  $V_{IN} \ge V_{UVLOR}$  and ENABLE

pin voltage crosses its logic high threshold to when  $V_{OUT}$  reaches its programmed value.

# **Over Current/Short Circuit Protection**

The current limit and short-circuit protection is achieved by sensing the current flowing through a sense PFET. When the sensed current exceeds the current limit, both NFET and PFET switches are turned off and the output is discharged. After 1.6ms the device will be re-enabled and will then go through a normal soft-start cycle. If the over current condition persists, the device will enter a hiccup mode.

### **Under Voltage Lockout**

During initial power up an under voltage lockout circuit will hold-off the switching circuitry until the input voltage reaches a sufficient level to insure proper operation. If the voltage drops below the UVLO threshold, the lockout circuitry will again disable the switching. Hysteresis is included to prevent chattering between states.

## **Thermal Shutdown**

When excess power is dissipated in the EN6310QA the junction temperature will rise. Once the junction temperature exceeds the thermal shutdown temperature the thermal shutdown circuit turns off the converter output voltage thus allowing the device to cool. When the junction temperature decreases to a safe operating level, the part will go through the normal startup process. The thermal shutdown temperature and hysteresis values can be found in the thermal characteristics table.

# **Application Information**

### **Output Voltage Programming**

The EN6310QA output voltage is programmed using a simple resistor divider network ( $R_A$  and  $R_B$ ). The feedback voltage at VFB is nominally 0.6V.  $R_A$  is fixed at 200k $\Omega$  and  $R_B$  can be calculated based on Figure 5. The values recommended for  $C_{OUT}$ ,  $C_A$ , and  $R_{CA}$  make up the external compensation of the EN6310QA. It will vary with each VIN and VOUT combination to optimize on performance. Please see Table 1 for a list of recommended  $R_A$ ,  $C_A$ ,  $R_{CA}$ , and  $C_{OUT}$  values for each solution. Since VFB is a sensitive node, do not touch the VFB node while the device is in operation as doing so may introduce parasitic capacitance into the control loop that causes the device to behave abnormally and damage may occur.

The output voltage is set by the following formula:

$$VOUT = VREF * \left(1 + \frac{R_A}{R_B}\right)$$

Rearranging to solve for  $R_B$ :

$$R_B = R_A * \frac{VREF}{VOUT - VREF} k\Omega$$

Where:

 $R_A = 200k\Omega$ VREF = 0.60V

Then R<sub>B</sub> is given as:

$$R_B = \frac{120}{VOUT - 0.6} k\Omega$$

 $R_{\rm A}$  is chosen as  $200 k \Omega$  to provide constant loop gain. The output voltage can be programmed over the range of 0.6V to 3.3V.



Figure 5. External Compensation

	CIN = 4.7µF/0603 + 100pF					
	CAVIN = 20Ω + 0.47μF					
	C	OUT = 2x2	22µF/12	06		
R <sub>A</sub> =	$R_A = 200k\Omega$ , $R_{CA} = 1k\Omega$ , $R_B = 0.6R_A/(V_{OUT} - 0.6)$					
VIN	Vout	Ca	VIN	Vout	Ca	
(V)	(V)	(pF)	(V)	(V)	(pF)	
5.5		15	5.5		27	
5	3.3	15	5		27	
4.5		15	4.5	1.2	33	
5.5		15	3.3		33	
5	25	15	2.7		39	
4.5	2.5	15	5.5		39	
3.3		15	5		39	
5.5		15	4.5	1	39	
5		15	3.3		47	
4.5	1.8	15	2.7		47	
3.3		22	5.5		39	
2.7		22	5		39	
5.5		22	4.5	0.6	47	
5		22	3.3		56	
4.5	1.5	22	2.7		56	
3.3		27				
2.7		33				

**Table 1.** Compensation values. For output voltages in between, use the values from the higher output voltage.

### **Input Filter Capacitor**

The EN6310QA requires at least a  $4.7\mu$ F/0603 and a 100pF input capacitor near the PVIN pins. Lowcost, low-ESR ceramic capacitors should be used as input capacitors for this converter. The dielectric must be X7R rated. Y5V or equivalent dielectric formulations must not be used as these lose too much capacitance with frequency, temperature and bias voltage. In some applications, lower value capacitors are needed in parallel with the larger, capacitors in order to provide high frequency decoupling. Table 2 contains a list of recommended input capacitors.

Description	MFG	P/N
4.7µF, 6.3V, X7R, 0603	Taiyo Yuden	JMK107BB7475KA-T

Table 2. Recommended Input Capacitors

### **Output Filter Capacitor**

The EN6310QA requires at least two  $22\mu$ F/1206 output filter capacitors. Low ESR ceramic capacitors are required with X7R rated dielectric formulation. Y5V or equivalent dielectric formulations must not be used as these lose too much capacitance with frequency, temperature and bias voltage. Table 3 contains a list of recommended output capacitors.

Description	MFG	P/N
	Murata	GRM31CR71A226ME15
22µF, 10V, X7R, 1206	Taiyo Yuden	LMK316AB7226KL-TR
	AVX	1206ZC226KAT2A

Table 3. Recommended Output Capacitors

# **Thermal Considerations**

Thermal considerations are important power supply design facts that cannot be avoided in the real world. Whenever there are power losses in a system, the heat that is generated by the power dissipation needs to be accounted for. The Altera Enpirion PowerSoC helps alleviate some of those concerns.

The Altera Enpirion EN6310QA DC-DC converter is packaged in a 4x5x1.85mm 30-pin QFN package. The QFN package is constructed with copper lead frames that have exposed thermal pads. The exposed thermal pad on the package should be soldered directly on to a copper ground pad on the printed circuit board (PCB) to act as a heat sink. The recommended maximum junction temperature for continuous operation is 125°C. Continuous operation above 125°C may reduce long-term reliability. The device has a thermal overload protection circuit designed to turn off the device at an approximate junction temperature value of 140°C.

The following example and calculations illustrate the thermal performance of the EN6310QA.

Example:

 $V_{IN} = 5V$ 

 $V_{OUT} = 3.3V$ 

 $I_{OUT} = 1A$ 

First calculate the output power.

 $P_{OUT} = 3.3V \times 1A = 3.3W$ 

Next, determine the input power based on the efficiency ( $\eta$ ) shown in Figure 6.





 $\eta = P_{OUT} / P_{IN} = 91\% = 0.91$  $P_{IN} = P_{OUT} / \eta$ 

P<sub>IN</sub> ≈ 3.3W / 0.91 ≈ 3.63W

The power dissipation  $(P_D)$  is the power loss in the system and can be calculated by subtracting the output power from the input power.

 $P_D = P_{IN} - P_{OUT}$ 

≈ 3.63W – 3.3W ≈ 0.33W

With the power dissipation known, the temperature rise in the device may be estimated based on the theta JA value ( $\theta_{JA}$ ). The  $\theta_{JA}$  parameter estimates how much the temperature will rise in the device for every watt of power dissipation. The EN6310QA has a  $\theta_{JA}$  value of 60 °C/W without airflow.

Determine the change in temperature ( $\Delta T$ ) based on  $P_D$  and  $\theta_{JA}$ .

 $\Delta T = P_D \times \theta_{JA}$ 

 $\Delta T \approx 0.33W \times 60^{\circ}C/W \approx 19.8^{\circ}C \approx 20^{\circ}C$ 

The junction temperature  $(T_J)$  of the device is approximately the ambient temperature  $(T_A)$  plus the change in temperature. We assume the initial ambient temperature to be 25°C.

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{A} + \Delta \mathsf{T}$$

 $T_{
m J} \approx 25^{\circ}\text{C} + 20^{\circ}\text{C} \approx 45^{\circ}\text{C}$ 

The maximum operating junction temperature  $(T_{JMAX})$  of the device is 125°C, so the device can operate at a higher ambient temperature. The maximum ambient temperature  $(T_{AMAX})$  allowed can be calculated.

 $T_{AMAX} = T_{JMAX} - P_D \ x \ \theta_{JA}$  $\approx 125^{\circ}C - 20^{\circ}C \approx 105^{\circ}C$ 

The maximum ambient temperature the device can reach is 105°C given the input and output conditions. Note that the efficiency will be slightly lower at higher temperatures and this calculation is an estimate.

#### EN6310QA

# **Engineering Schematic**



Figure 7. Typical Engineering Schematic

### Layout Recommendation



Figure 8. Evaluation Board Layout Recommendations

**Recommendation 1:** Input and output filter capacitors should be placed on the same side of the PCB, and as close to the EN6310QA package as possible. They should be connected to the device with very short and wide traces. Do not use thermal reliefs or spokes when connecting the capacitor pads to the respective nodes. The +V and GND traces between the capacitors and the EN6310QA

should be as close to each other as possible so that the gap between the two nodes is minimized, even under the capacitors.

**Recommendation 2:** The system ground plane should be the first layer immediately below the surface layer. This ground plane should be continuous and un-interrupted below the converter and the input/output capacitors. Please see the Gerber files on the Altera website www.altera.com/enpirion.

**Recommendation 3**: The large thermal pad underneath the component must be connected to the system ground plane through as many vias as possible.

The drill diameter of the vias should be 0.33mm, and the vias must have at least 1 oz. copper plating on the inside wall, making the finished hole size around 0.20-0.26mm. Do not use thermal reliefs or spokes to connect the vias to the ground plane. This connection provides the path for heat dissipation from the converter. See Figure 8.

Recommendation 4: Multiple small vias (the same size the thermal vias discussed as in recommendation 3 should be used to connect ground terminal of the input capacitor and output capacitors to the system ground plane. It is preferred to put these vias under the capacitors along the edge of the GND copper closest to the +V copper. Please see Figure 8. These vias connect the input/output filter capacitors to the GND plane, and help reduce parasitic inductances in the input and output current loops. If the vias cannot be placed under C<sub>IN</sub> and  $C_{OUT}$ , then put them just outside the capacitors along the GND slit separating the two components. Do not use thermal reliefs or spokes to connect these vias to the ground plane.

**Recommendation 5**: AVIN is the power supply for the internal small-signal control circuits. It should be connected to the input voltage at a quiet point. A good location is to place the AVIN connection on the source side of the input capacitor, away from the PVIN pins.

**Recommendation 6**: The layer 1 metal under the device must not be more than shown in Figure 8. See the section regarding exposed metal on bottom of package. As with any switch-mode DC/DC converter, try not to run sensitive signal or control lines underneath the converter package on other layers.

**Recommendation 7:** The V<sub>OUT</sub> sense point should be just after the last output filter capacitor. Keep the sense trace as short as possible in order to avoid noise coupling into the control loop.

**Recommendation 8**: Keep  $R_A$ ,  $C_A$ , and  $R_B$  close to the VFB pin (see Figures 7 and 8). The VFB pin is a high-impedance, sensitive node. Keep the trace to this pin as short as possible. Whenever possible, connect  $R_B$  directly to the AGND pin instead of going through the GND plane.

## **Design Considerations for Lead-Frame Based Modules**

#### **Exposed Metal on Bottom of Package**

Lead-frames offer many advantages in thermal performance, in reduced electrical lead resistance, and in overall foot print. However, they do require some special considerations.

In the assembly process lead frame construction requires that, for mechanical support, some of the lead-frame cantilevers be exposed at the point where wire-bond or internal passives are attached. This results in several small pads being exposed on the bottom of the package, as shown in Figure 9.

Only the thermal pad and the perimeter pads are to be mechanically or electrically connected to the PC board. The PCB top layer under the EN6310QA should be clear of any metal (copper pours, traces, or vias) except for the thermal pad. The "shaded-out" area in Figure 9 represents the area that should be clear of any metal on the top layer of the PCB. Any layer 1 metal under the shaded-out area runs the risk of undesirable shorted connections even if it is covered by soldermask.

The solder stencil aperture should be smaller than the PCB ground pad. This will prevent excess solder from causing bridging between adjacent pins or other exposed metal under the package.



Figure 9. Lead-Frame exposed metal (Bottom View)

Shaded area highlights exposed metal that is not to be mechanically or electrically connected to the PCB.

# **Recommended PCB Footprint**



Figure 10. EN6310QA PCB Footprint (Top View)

**Note**: Don't use the layer underneath the device keep out area as it contains the exposed metal below the package that is not to be mechanically or electrically connected to the PCB.

## Package and Mechanical



#### Figure 11. EN6310QA Package Dimensions (Bottom View)

Packing and Marking Information: www.altera.com/support/reliability/packing/rel-packing-and-marking.html

### **Contact Information**

Altera Corporation 101 Innovation Drive San Jose, CA 95134 Phone: 408-544-7000 www.altera.com

© 2014 Altera Corporation—Confidential. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.