## **ACPL-M43U-000E** Wide Operating Temperature 1MBd Digital Optocoupler with R<sup>2</sup>Coupler<sup>™</sup> Isolation



# **Data Sheet**



## Description

The ACPL-M43U is a single channel, high temperature, high CMR, high speed digital optocoupler in a five lead miniature footprint specifically used for industrial applications. The SO-5 JEDEC registered (MO-155) package outline does not require "through holes" in a PCB. This package occupies approximately one-fourth the footprint area of the standard dual-in-line package. The lead profile is designed to be compatible with standard surface mount processes.

This digital optocoupler uses an insulating layer between the light emitting diode and an integrated photon detector to provide electrical insulation between input and output. Separate connections for the photodiode bias and output transistor collector increase the speed up to a hundred times over that of a conventional photo-transistor coupler by reducing the base-collector capacitance.

The ACPL-M43U has an increased common mode transient immunity of 30kV/µs minimum at V<sub>CM</sub> = 1500V over extended temperature range.

Avago R<sup>2</sup>Coupler isolation products provide the reinforced insulation and reliability needed for critical in auto¬motive and high temperature industrial applications.

#### **Functional Diagram**



The connection of a 0.1  $\mu F$  bypass capacitor between pins 4 and 6 is recommended.

#### Features

- High Temperature and Reliability IPM Driver for Industrial Applications.
- 30 kV/µs High Common-Mode Rejection at  $V_{CM} = 1500$  V (typ)
- Compact, Auto-Insertable SO5 Packages
- Wide Temperature Range: -40°C ~ 125°C
- High Speed: 1MBd (Typ)
- Low LED Drive Current: 10mA (typ)
- Low Propagation Delay: 300ns (typ)
- Worldwide Safety Approval:
  - UL1577 recognized, 3750Vrms/1min
  - CSA Approved
  - IEC/EN/DIN EN 60747-5-5 Approved

#### Applications

- Industrial Intelligent Power Module isolation for motor controls
- Isolated IGBT/MOSFET gate drive
- AC and brushless dc motor drives
- Industrial inverters for power supplies

**CAUTION:** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

#### **Ordering Information**

	Options		Surface	Tape	IEC/EN/DIN	
Part Number	<b>RoHS Compliant</b>	Package	Mount	& Reel	EN 60747-5-5	Quantity
ACPL-M43U	-000E	50 F	Х		Х	100 per tube
ACPL-M43U	-500E	SO-5	Х	Х	Х	1500 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-M43U-500E to order product of Mini-flat Surface Mount 5-pin package in Tape and Reel packaging with RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

#### **Package Outline Drawings**

#### ACPL-M43U Small Outline SO-5 Package (JEDEC MO-155)



DIMENSIONS IN MILLIMETERS (INCHES) \* MAXIMUM MOLD FLASH ON EACH SIDE IS 0.15 mm (0.006) NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.

#### **Recommended Reflow Soldering Profile**

Recommended reflow soldering condition are per JEDEC Standard J-STD-020 (latest revision). Non-halide flux should be used.

## **Regulatory Information**

The ACPL-M43U is approved by the following organizations:

UL

## TUUI

Approved under UL 1577, component recognition program up to  $V_{\text{ISO}}=3750$  VRMS expected prior to product release.

CSA

Approved under CSA Component Acceptance Notice #5.

IEC/EN/DIN EN 60747-5-5 Approved under:

IEC 60747-5-5:2007 EN 60747-5-5:2011

#### IEC/EN/DIN EN 60747-5-5 Insulation Characteristics\*

Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110/1.89, Table 1			
for rated mains voltage ≤ 150 Vrms		I – IV	
for rated mains voltage ≤ 300 Vrms		I – III	
for rated mains voltage $\leq$ 600 Vrms		I – II	
Climatic Classification		55/125/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	VIORM	567	V <sub>peak</sub>
Input to Output Test Voltage, Method b*	V <sub>PR</sub>	1063	V <sub>peak</sub>
V <sub>IORM</sub> x 1.875=V <sub>PR</sub> , 100% Production Test with t <sub>m</sub> =1 sec, Partial discharge < 5 pC			
Input to Output Test Voltage, Method a*	V <sub>PR</sub>	907	V <sub>peak</sub>
V <sub>IORM</sub> x 1.6=V <sub>PR</sub> , Type and Sample Test, t <sub>m</sub> =10 sec, Partial discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 60 sec)	V <sub>IOTM</sub>	6000	V <sub>peak</sub>
Safety-limiting values – maximum values allowed in the event of a			
failure.			
Case Temperature	Ts	175	°C
Input Current	IS, INPUT	230	mA
Output Power	P <sub>S</sub> , OUTPUT	600	mW
Insulation Resistance at $T_{S, VIO} = 500 V$	R <sub>S</sub>	>10 <sup>9</sup>	Ω

\*Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/ EN/DIN EN 60747-5-5) for a detailed description of Method a and Method b partial discharge test profiles.

## Insulation and Safety Related Specifications

Parameter	Symbol	ACPL-M43U-000E	Units	Conditions
Minimum External Air L(101) Gap (Clearance)		≥ 5	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	≥ 5	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08		Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	СТІ	200	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group (DIN VDE0109)		Illa		Material Group (DIN VDE 0110)

## **Absolute Maximum Ratings**

Parameter		Symbol	Min.	Max.	Units	Note
Storage Temperature		Ts	-55	150	°C	
Operating Temperature		T <sub>A</sub>	-40	125	°C	
Lead Soldering Cycle	Temperature			260	°C	
	Time			10	S	
Average Forward Input Current		I <sub>F(avg)</sub>		20	mA	1
Peak Forward Input Current (50% duty cycle, 1ms pulse width)		I <sub>F(peak)</sub>		40	mA	2
Peak Transient Input Current (<= 1us pulse width, 300ps)		I <sub>F(trans)</sub>		100	mA	
Reversed Input Voltage		V <sub>R</sub>		5	V	Pin 3 - 1
Input Power Dissipation		P <sub>IN</sub>		30	mW	3
Output Power Dissipation		Po		100	mW	4
Average Output Current		lo		8	mA	
Peak Output Current		I <sub>o(pk)</sub>		16	mA	
Supply Voltage (Pins 6-4)		V <sub>CC</sub>	-0.5	30	V	
Output Voltage (Pins 5-4)		Vo	-0.5	20	V	
Solder Reflow Temperature Profile				See Reflow Temper	ature Profile	

## **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units	Note
Supply Voltage	V <sub>CC</sub>	4.5	15.0	V	
Operating Temperature	T <sub>A</sub>	-40	125	°C	

## **Electrical Specifications (DC)**

Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions			Fig.	Note
Current Transfer	CTR	32	45	80	%	T <sub>A</sub> = 25°C	V <sub>O</sub> =0.4V	V <sub>CC</sub> =4.5V	1,2,4	5
Ratio		20	45		%		V <sub>O</sub> =0.5V	I <sub>F</sub> =10mA		
Logic Low Output Voltage	V <sub>OL</sub>		0.1	0.4	V	$T_A = 25^{\circ}C$	I <sub>O</sub> =3mA			
				0.5	V		I <sub>O</sub> =2.4mA			
Logic High Output Current	I <sub>OH</sub>		0.003	0.5	μΑ	$T_A = 25^{\circ}C$	V <sub>O</sub> =V <sub>CC</sub> =5.5V	I <sub>F</sub> =0mA	7	
			0.01	1	μA	$T_A = 25^{\circ}C$	V <sub>O</sub> =V <sub>CC</sub> =15V			
				50	μΑ					
Logic Low Supply Current	I <sub>CCL</sub>		50	200	μΑ		I <sub>F</sub> = 10mA, V <sub>O</sub> = open, V <sub>CC</sub> = 15V			11
Logic High	I <sub>CCH</sub>		0.02	1	μA	$T_A = 25^{\circ}C$	$I_F = 0mA$ ,			11
Supply Current				2.5	μΑ		V <sub>O</sub> = open, V <sub>CC</sub> = 15V			
Input Forward	VF	1.45	1.5	1.85	V	T <sub>A</sub> =25°C	I <sub>F</sub> =10mA		3	
Voltage		1.35	1.5	1.95	V		I <sub>F</sub> =10mA			
Input Reversed Breakdown Volt- age	BV <sub>R</sub>	5			V		I <sub>R</sub> =10μΑ			
Temperature Coefficient of Forward Voltage	$\Delta V / \Delta T_A$		-1.5		mV/°C		I <sub>F</sub> =10mA			
Input Capacitance	C <sub>IN</sub>		90		pF		F = 1 MHz, $V_F = 0$			
Input-Output Insulation	V <sub>ISO</sub>	3750			V <sub>RMS</sub>		RH ≤ 50%, t = 1min, T <sub>A</sub> =25°C			6, 7
Resistance (Input-Output)	R <sub>I-O</sub>		10 <sup>12</sup>		Ω		$V_{I-O} = 500VDC$			6
Capacitance (Input-Output)	CI-O		0.6		pF		F=1MHz			6

#### **Switching Specifications**

Over recommended operating ( $T_A = -40^{\circ}$ C to 125°C),  $I_F = 10$ mA,  $V_{CC} = 5.0$  V unless otherwise specified.

Parameter	Symbol	Min	Тур	Typ Max	Units	Test Conditions			Note
Propagation Delay Time to Logic Low at Output	T <sub>PHL</sub>	0.08	0.20	0.80	μs	T <sub>A</sub> =25°C	Pulse: f = 10kHz, Duty cycle = 50%, I <sub>F</sub> = 10mA, V <sub>CC</sub> = 5.0 V, R <sub>L</sub> = 1.9k $\Omega$ , C <sub>L</sub> = 15pF V <sub>THHL</sub> = 1.5V	5,6, 8	9
		0.06		1.00	μs				
Propagation Delay Time to Logic High at Output	T <sub>PLH</sub>	0.15	0.30	0.80	μs	T <sub>A</sub> =25°C	Pulse: f = 10kHz, Duty cycle = 50%, I <sub>F</sub> = 10mA, V <sub>CC</sub> = 5.0 V, R <sub>L</sub> = 1.9k $\Omega$ C <sub>L</sub> = 15pF V <sub>THLH</sub> = 2.0V	5,6, 8	9
		0.03		1.00	μs				
Pulse Width Distortion	PWD	0	0.40	0.45	μs	T <sub>A</sub> =25°C	Pulse: f=10kHz, Duty cycle =50%, I <sub>F</sub> = 10mA, V <sub>CC</sub> = 5.0V, R <sub>L</sub> = 1.9kΩ, C <sub>L</sub> = 15pF, V <sub>THHL</sub> = 1.5V, V <sub>THLH</sub> = 2.0V		12
		0		0.85	μs				
Propagation Delay	t <sub>PLH-tPHL</sub>	0	0.40	0.50	μs	T <sub>A</sub> =25°C	$\label{eq:Pulse: f = 10kHz, Duty cycle} \\ = 50\%, I_F = 10mA, V_{CC} = 5.0V, \\ R_L = 1.9k\Omega, C_L = 15pF, V_{THHL} = \\ 1.5V, V_{THLH} = 2.0V \\ \end{tabular}$		13
Difference Between Any 2 Parts		0		0.90	μs				
Common Mode Transient Immu- nity at Logic High Output	CM <sub>H</sub>	15	30		kV/μs		$V_{CM} = 1500Vp-p, I_F = 0mA, T_A = 25^{\circ}C, R = 1.9k\Omega$	9	8, 9
Common Mode Transient Immunity at Logic Low Output	CML	15	30		kV/μs		$V_{CM} = 1500Vp-p, I_F = 10mA, T_A = 25^{\circ}C, R_L = 1.9k\Omega$		

Notes:

- 1. Derate linearly above 85°C free-air temperature at a rate of 0.25 mA/°C.
- 2. Derate linearly above 85°C free-air temperature at a rate of 0.30 mA/°C.
- 3. Derate linearly above 85°C free-air temperature at a rate of 0.375 mW/°C.
- 4. Derate linearly above 85°C free-air temperature at a rate of 1.875 mW/°C.
- 5. CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current, I<sub>O</sub>, to the forward LED input current, I<sub>F</sub>, times 100.
- 6. Device considered a two terminal device: pin 1 and 3 shorted together and pins 4, 5 and 6 shorted together.
- 7. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4500 V<sub>RMS</sub> for 1 second (leakage detection current limit, II-O ≤ 5 µA).
- 8. Common transient immunity in a Logic High level is the maximum tolerable (positive)  $dV_{CM}/dt$  on the rising edge of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a Logic High state (i.e.,  $V_O > 2.0 V$ ). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative)  $dV_{CM}/dt$  on the falling edge of the common mode pulse signal,  $V_{CM}$  to assure that the output will remain in a Logic Low state (i.e.,  $V_O > 0.8 V$ ).
- 9. The 1.9 k $\Omega$  load represents 1 TTL unit load of 1.6 mA and the 5.6 k pull-up resistor.
- 10. The frequency at which the ac output voltage is 3 dB below its mid-frequency value.
- 11. Use of a 0.1 µF bypass capacitor connected between pins 4 and 6 is recommended.
- 12. Pulse Width Distortion (PWD) is defined as |t<sub>PHL</sub> t<sub>PLH</sub>| for any given device.
- 13. The difference between  $t_{PLH}$  and  $t_{PHL}$  between any two parts under the same test condition. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq$  4500  $V_{RMS}$  for 1 second (leakage detection current limit, II-O  $\leq$  5  $\mu$ A).
- 14. Pulse: f = 0 kHz, Duty Cycle = 10%.
- 15. Use of a 0.1 µF bypass capacitor connected between pins 4 and 6 can improve performance by filtering power supply line noise.
- 16. The difference between t<sub>PLH</sub> and t<sub>PHL</sub> between any two parts under the same test condition. (See IPM Dead Time and Propagation Delay Specifications section.)
- 17. Common mode transient immunity in a Logic High level is the maximum tolerable dV<sub>CM</sub>/dt of the common mode pulse, VCM, to assure that the output will remain in a Logic High state (i.e., V<sub>O</sub> > 3.0 V).
- 18. Common mode transient immunity in a Logic Low level is the maximum tolerable dV<sub>CM</sub>/dt of the common mode pulse, VCM, to assure that the output will remain in a Logic Low state (i.e., V<sub>0</sub> < 1.0 V).
- 19. Pulse Width Distortion (PWD) is defined as |tPHL tPLH| for any given device.



Figure 1. DC and Pulsed Transfer Characteristics.



Figure 2. Current Transfer Ratio vs Input Current



Figure 3. Input Current vs Forward Voltage



Figure 5. Propagation Delay vs Temperature







Figure 6. Propagation Delay Time vs Load Resistance



Figure 7. Logic High Output Current vs Temperature.



Figure 9. Test Circuit for Transient Immunity and Typical Waveforms.

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, the A logo and R<sup>2</sup>Coupler<sup>™</sup> are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2013 Avago Technologies. All rights reserved. AV02-0948EN - October 4, 2013

