14-Bit GMSL Deserializer with Coax or STP Cable Input

General Description

The MAX96706 is a compact deserializer especially suited for automotive camera applications. Features include adaptive equalization and an output crosspoint switch. An embedded control channel operates at 9.6kbps to 1Mbps in UART, I²C, and mixed UART/I²C modes, allowing programming of serializer, deserializer (SerDes), and camera registers, independent of video timing.

The deserializer can track data from a spreadspectrum serial input. The serial input meets ISO 10605 and IEC 61000-4-2 ESD standards. The core supply range is 1.7V to 1.9V and the I/O supply range is 1.7V to 3.6V. The device is available in a 32-pin (5mm x 5mm) TQFN package with 0.5mm lead pitch and operates over -40°C to +115°C temperature range.

Applications

Automotive Camera Applications

Simplified Block Diagram



Ordering Information appears at end of data sheet.

Benefits and Features

- Ideal for Safety Camera Applications
 - Works with Low-Cost 50Ω Coax (100Ω STP) Cable
 - · Error Detection of Video/Control Data
 - High-Immunity Mode for Robust Control-Channel EMC Tolerance
 - · Retransmission of Control Data Upon Error
 - Best-in-Class Supply Current: 190mA (max)
 - · Adaptive Equalization for 15m Cable at Full Speed
 - 32-Pin (5mm x 5mm) TQFN Package
 - Horizontal- and Vertical-Sync Encoding and Tracking
- High-Speed Deserialization for Megapixel Cameras
 - Up to 1.74Gbps Serial-Bit Rate
 - 6.25MHz to 87MHz x 12-Bit + H/V Data
 - 36.66MHz to 116MHz x 12-Bit + H/V Data (through Internal Encoding)
- Multiple Modes for System Flexibility
 - 9.6kbps to 1Mbps Control Channel in UART, I²C (with Clock Stretch), or UART-to-I²C Modes
 - 2:1 Input Mux for Camera Selection
 - 15 Hardware-Selectable I²C-Device Addresses
 - · Pairs with Any Maxim GMSL Serializer
 - Crosspoint Switch Maps Data to any Output
- Reduces EMI and Shielding Requirements
 - Spread-Spectrum Serial-Input Tracking and Transfer to the Parallel Output
- 1.7V to 1.9V Core and 1.7V to 3.6V I/O Supply
- Peripheral Features for System Verification
 - Built-In PRBS Receiver for BER Testing
 - Eye-Width Monitor Allows In-System Test of High-Speed Serial Link
 - Dedicated "Up/Down" GPI for Camera Frame Sync Trigger and Other Uses
- Meets AEC-Q100 Automotive Specification
 - -40°C to +115°C Operating Temperature Range
 - ±8kV Contact and ±15kV Air IEC 61000-4-2 and ISO 10605 ESD Protection



General Description	
Applications	
Benefits and Features	
Simplified Block Diagram	
Absolute Maximum Ratings	
Package Thermal Characteristics	
32-Pin TQFN-EP	
DC Electrical Characteristics	
AC Electrical Characteristics	
Typical Operating Characteristics	
Pin Configuration	
Pin Description	
Functional Diagrams	
Detailed Description	
Serial Link Signaling and Data Format	
Operating Modes	
Video/Configuration Link	
Single and Double Modes of Operation	
HS/VS Encoding	
Error Detection	
Bus Widths	
Control Channel and Register Programming	
Forward Control Channel.	
Reverse Control Channel.	
UART Interface	
I ² C Interface	
Remote-End Operation	
Clock-Stretch Timing	
Packet-Based I ² C	
Packet Protocol Summary	
Control-Channel Error Detection and	
Packet Retransmission	
GPO/GPI Control	
Adaptive Line Equalizer	
Eye-Width Monitor.	
Spread-Spectrum Tracking	
Cable-Type Configuration and Input MUX	
Crosspoint Switch	

14-Bit GMSL Deserializer with Coax or STP Cable Input

TABLE OF CONTENTS (CONTINUED)
Shutdown/Sleep Modes
Configuration Link
Serialization Disable
Sleep Mode
Power-Down Mode
Link-Startup Procedure
Register Map 34
Applications Information
Parallel Interface
Bus Data Width
Bus Data Rates
Crossbar Switch
Crossbar Switch Programming
Recommended Crossbar Switch Programming Procedure
Control-Channel Interfaces
I ² C
I ² C Bit Rate
Software Programming of the Device Addresses65
I ² C Address Translation
Configuration Blocking
Cascaded/Parallel Devices
Dual μC Control
Packet-Based Control-Channel I ² C65
UART
Base Mode
UART Timing
UART-to-I ² C Conversion
UART Bypass Mode
Device Address
Cable Equalizer
ERRB Output
Auto-Error Reset
Board Layout
Power-Supply Circuits and Bypassing69
High-Frequency Signals
ESD Protection
Compatibility with Other GMSL Devices
Device Configuration and Component Selection

14-Bit GMSL Deserializer with Coax or STP Cable Input

TABLE OF CONTENTS (CONTINUED)

Internal Input Pulldowns.	
Multifunction Inputs	
I ² C/UART Pullup Resistors	
AC-Coupling Capacitors	
Cables and Connectors	
PRBS	
GPI/GPO	
Fast Detection of Loss-of-Lock	
Providing a Frame Sync (Camera Applications)	
Entering/Exiting Sleep Mode	
Legacy Control Channel	
Typical Application Circuit	
Ordering Information	
Revision History	73

LIST OF FIGURES

Figure 1. Reverse Control-Channel Output Parameters	. 21
Figure 2. Test Circuit for Differential Input Measurement	. 22
Figure 4. Line Fault	. 22
Figure 3. Test Circuit for Single-Ended Input Measurement	. 22
Figure 5. Worst-Case Pattern Output	. 23
Figure 6. I ² C Timing Parameters	. 23
Figure 7. Output Rise-and-Fall Times	. 23
Figure 8. Deserializer Delay	. 24
Figure 9. GPI-to-GPO Delay	. 24
Figure 10. Lock Time	. 24
Figure 11. Power-Up Delay	. 24
Figure 12. Active Output to High-Impedance Time, High Impedance to Active-Output Time Test Circuit	. 25
Figure 13. Active Output to High-Impedance Time, High Impedance to Active-Output Time	. 25
Figure 14. 24-Bit Mode Serial-Data Format.	. 27
Figure 15. 27-Bit High-Bandwidth Mode Serial-Data Format	. 28
Figure 16. 32-Bit Mode Serial-Data Format.	. 29
Figure 17. Coax Connection	. 31
Figure 18. Crosspoint-Switch Dataflow	. 32
Figure 19. State Diagram	. 33
Figure 20. GMSL-UART Data Format for Base Mode	. 66

14-Bit GMSL Deserializer with Coax or STP Cable Input

LIST OF FIGURES (CONTINUED)
Figure 21. GMSL-UART Protocol for Base Mode
Figure 22. Sync Byte (0x79)
Figure 23. ACK Byte (0xC3)
Figure 24. Format Conversion Between GMSL UART and I ² C with Register Address (I2CMETHOD = 0)
Figure 25. Format Conversion Between GMSL UART and I ² C with Register Address (I2CMETHOD = 1) 67
Figure 26. Human Body Model ESD Test Circuit
Figure 27. IEC 61000-4-2 Contact Discharge ESD Test Circuit
Figure 28. ISO 10605 Contact Discharge ESD Test Circuit

LIST OF TABLES

Table 1. Reverse Control-Channel Modes.	. 30
Table 2. Link-Startup Procedure	. 33
Table 3. Output-Data Width Selection	62
Table 4. Data-Rate Selection Table	62
Table 5. Output Map (DBL = 0 or DBL = 1, First Word)	63
Table 6. Output Map (DBL = 1, Second Word) Table 6. Output Map (DBL = 1, Second Word)	64
Table 7. Legend	64
Table 8. Default-Device Address	. 68
Table 9. Cable-Equalizer Boost Levels	. 68
Table 10. Feature Compatibility	70
Table 11. Suggested Connectors and Cables for GMSL	. 71

14-Bit GMSL Deserializer with Coax or STP Cable Input

Absolute Maximum Ratings

AVDD to EP*	
DVDD to EP*	0.5V to +1.9V
IOVDD to EP*	0.5V to +3.9V
LMN_ to EP* (15mA current limit)	0.5V to +3.9V
IN_+, IN to EP*	0.5V to +1.9V
All Other Pins to EP*	0.5V to (IOVDD + 0.5V)V
IN_+, IN Short Circuit to Ground	or SupplyContinuous

Operating Temperature Range	40°C to +115°C
Junction Temperature	+125°C
Storage Temperature Range	40°C to +150°C
Soldering Temperature (reflow)	+260°C
Continuous Power Dissipation T _A	= +70°C, 32-pin TQFN
(derate 34.5 mW/°C above +70°C.)	2758.6mW
*EP connected to IC ground.	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

32-Pin TQFN-EP

PACKAGE CODE	T3255+8
Outline Number	<u>21-0140</u>
Land Pattern Number	<u>90-0013</u>
Thermal Resistance, Single Layer Board:	
Junction-to-Ambient (θ _{JA})	47
Junction-to-Case Thermal Resistance (θ_{JC})	1.7
Thermal Resistance, Four Layer Board:	
Junction-to-Ambient (θ _{JA})	29
Junction-to-Case Thermal Resistance (θ_{JC})	1.7

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

14-Bit GMSL Deserializer with Coax or STP Cable Input

DC Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SINGLE-ENDED INPUTS (GPI	, CXTP, I2CS	EL, ADD_, HIM, PWDNB, MS)				
High-Level Input Voltage	V _{IH1}		0.65 x V _{IOVDD}			V
Low-Level Input Voltage	V _{IL1}				0.35 x V _{IOVDD}	V
Input Current	I _{IN1}	V _{IN} = 0 to V _{IOVDD}	-20		20	μA
SINGLE-ENDED OUTPUTS (D	OUT_, VS, H	IS, DE, PCLKOUT)				
High-Level	N	I _{OH} = -2mA, DCS = 0	V _{IOVDD} - 0.3			
Output Voltage	V _{OH1}	I _{OH} = -2mA, DCS = 1	V _{IOVDD} - 0.2			V
Low-Level	Maria	I _{OL} = 2mA, DCS = 0			0.3	V
Output Voltage	V _{OL1}	I _{OL} = 2mA, DCS = 1			0.2	
High-Impedance Output Current	I _{OZ}	OUTENB = 1, V _{OUT} = 0V or V _{IOVDD}	-20		20	μA
		DOUT_, V _O = 0V, DCS = 0, V _{IOVDD} = 3.0V to 3.6V	15	25	39	
		DOUT_, V _O = 0V, DCS = 0, V _{IOVDD} = 1.7V to 1.9V	3	7	13	
	los	DOUT_, V _O = 0V, DCS = 1, V _{IOVDD} = 3.0V to 3.6V	20	35	63	
Output Short-Circuit Current		DOUT_, V _O = 0V, DCS = 1, V _{IOVDD} = 1.7V to 1.9V	5	10	21	
		PCLKOUT_, V _O = 0V, DCS = 0, V _{IOVDD} = 3.0V to 3.6V	15	33	50	mA
		PCLKOUT_, V _O = 0V, DCS = 0, V _{IOVDD} = 1.7V to 1.9V	5	10	17	
		PCLKOUT_, $V_0 = 0V$, DCS = 1, $V_{IOVDD} = 3.0V$ to 3.6V	30	54	97	
		PCLKOUT_, V _O = 0V, DCS = 1, V _{IOVDD} = 1.7V to 1.9V	9	16	32	

14-Bit GMSL Deserializer with Coax or STP Cable Input

DC Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
UART/I ² C and GENERAL-PUR	POSE I/Os	(RX/SDA, TX/SCL, GPIO_, ERRB, LOCK, LI	LTB) with (OPEN-DRAIN OUTP	UTS
High-Level Input Voltage	V _{IH2}		0.7 x V _{IOVDD}		V
Low-Level Input Voltage	V _{IL2}			0.3 x V _{IOVDD}	V
Innut Current	I _{IN2}	V _{IN} = 0 to V _{IOVDD} (Note 2), RX/SDA, TX/SCL	-110	5	
Input Current	I _{IN}	V _{IN} = 0 to V _{IOVDD} (Note 2), GPIO_, ERRB, LOCK	-80	5	μA
Low-Level Open-Drain Output	Max	I _{OL} = 3mA, V _{IOVDD} = 1.7V to 1.9V		0.4	v
Voltage	V _{OL}	I_{OL} = 3mA, V_{IOVDD} = 3.0V to 3.6V		0.3	
Input Capacitance	C _{IN}	Each pin (Note 3)		10	pF
OUTPUTS FOR REVERSE CO	NTROL CHA	ANNEL (IN0+, IN0-, IN1+, IN1-)			
Differential High-Output Peak		Forward channel disabled, normal-immunity mode (Figure 1)	30	60	mV
Voltage (V _{IN+} - V _{IN-})	V _{RODH}	Forward channel disabled, high-immunity mode (Figure 1)	50	100	
Differential Low-Output Peak		Forward channel disabled, normal-immunity mode (Figure 1)	-60	-30	
Voltage (V _{IN+} - V _{IN-})	V _{RODL}	Forward channel disabled, high-immunity mode (Figure 1)	-100	-50	mV
Single-Ended High-Output		Forward channel disabled, normal-immunity mode (Figure 1)	30	60	
Peak Voltage	V _{ROSH}	Forward channel disabled, high-immunity mode (Figure 1)	50	100	mV
Single-Ended Low-Output		Forward channel disabled, normal-immunity mode (Figure 1)	-60	-30	m) (
Peak Voltage	V _{ROSL}	Forward channel disabled, high-immunity mode (Figure 1)	-100	-50	— mV

14-Bit GMSL Deserializer with Coax or STP Cable Input

DC Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIFFERENTIAL INPUTS (IN0+	, IN0-, IN1+,	IN1-)				
Differential High-Input Threshold Peak Voltage		Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 2)			60	- mV
(V _{IN+} - V _{IN-})	V _{IDH(P)}	Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 2)			49	
Differential Low-Input Threshold Peak Voltage	N	Activity detector, medium threshold ($0x22 D[6:5] = 01$) (Figure 2)	-60			- mV
(V _{IN+} - V _{IN-})	V _{IDL(P)}	Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 2)	-49			
Input Common-Mode Voltage (V _{IN+} + V _{IN-})/2	V _{CMR}		1	1.3	1.6	V
Differential-Input Resistance (Internal)	RI		80	100	130	Ω
SINGLE-ENDED INPUTS (IN0-	+, IN0-, IN1+,	, IN1-)				
Single-Ended High-Input	Manager	Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 3)			43	– mV
Threshold Peak Voltage	V _{ISH(P)}	Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 3)			33	
Single-Ended Low-Input		Activity detector, medium threshold (0x22 D[6:5] = 01) (Figure 3)	-43			– mV
Threshold Peak Voltage	V _{ISL(P)}	Activity detector, low threshold (0x22 D[6:5] = 00) (Figure 3)	-33			
Input Resistance (Internal)	RI		40	50	65	Ω
LINE FAULT DETECTION INP	UTS (LMN0,	LMN1)				
Short-to-Ground Threshold	V _{TG}	(Figure 4)			0.3	V
Normal Threshold	V _{TN}	(Figure 4)	0.57		1.07	V
Open Threshold	V _{TO}	(Figure 4)	1.45		V _{IO} + 0.06	V
Open-Input Voltage	V _{IO}	(Figure 4)	1.47		1.75	V
Short-to-Battery Threshold	V _{TE}	(Figure 4)	2.47			V

14-Bit GMSL Deserializer with Coax or STP Cable Input

DC Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY	-	· · · · ·				
		f _{PCLKOUT} = 116MHz, HIBW = 1, BWS = 0, double output, AVDD + DVDD (1.9V)		100	120	
		f _{PCLKOUT} = 116MHz, HIBW = 0, BWS = 0, double output, AVDD + DVDD (1.9V)		95	115	
		$f_{PCLKOUT}$ = 116MHz, BWS = 0, double output, IOVDD (1.9V) C _L = 5pF (DCS = 0) (Note 3)		22	25	
		$f_{PCLKOUT}$ = 116MHz, BWS = 0, double output, IOVDD (1.9V), C _L = 10pF (DCS = 1) (Note 3)		31	35	
		$f_{PCLKOUT}$ = 116MHz, BWS = 0, double output, IOVDD (3.6V), C _L = 5pF (DCS = 0) (Note 3)		44	49	
		$f_{PCLKOUT}$ = 116MHz, BWS = 0, double output, IOVDD (3.6V), C _L = 10pF (DCS = 1) (Note 3)		63	70	
	lwcs	f _{PCLKOUT} = 87MHz, BWS = 1, double output, IOVDD (1.9V), AVDD + DVDD (1.9V)		95	115	
Norst-Case Supply Current Figure 5)		$f_{PCLKOUT}$ = 87MHz, BWS = 1, double output, IOVDD (1.9V), C_L = 5pF (DCS = 0) (Note 3)		17	19	mA
		$f_{PCLKOUT}$ = 87MHz, BWS = 1, double output, IOVDD (1.9V), C _L = 10pF (DCS = 1) (Note 3)		24	27	
		$f_{PCLKOUT}$ = 87MHz, BWS = 1, double output, IOVDD (3.6V), C_L = 5pF (DCS = 0) (Note 3)		33	36	
		$f_{PCLKOUT}$ = 87MHz, BWS = 1, double output, IOVDD (3.6V), C _L = 10pF (DCS = 1) (Note 3)		44	49	
		f _{PCLKOUT} = 58MHz, HIBW = 1, BWS = 0, single output, AVDD + DVDD (1.9V)		70	84	
		f _{PCLKOUT} = 58MHz, HIBW = 0, BWS = 0, single output, AVDD + DVDD (1.9V)		70	84	
		$f_{PCLKOUT}$ = 58MHz, BWS = 0, single output, IOVDD (1.9V), C _L = 5pF (DCS = 0) (Note 3)		11	13	
		$f_{PCLKOUT}$ = 58MHz, BWS = 0, single output, IOVDD (3.6V), C _L = 10pF (DCS = 1) (Note 3)		15	18	

14-Bit GMSL Deserializer with Coax or STP Cable Input

DC Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY (continued)						•
		$f_{PCLKOUT} = 58MHz$, BWS = 0, single output, IOVDD (3.6V), C _L = 5pF (DCS = 0) (Note 3)		22	25	
		$f_{PCLKOUT} = 58MHz$, BWS = 0, single output, IOVDD (3.6V), C _L = 10pF (DCS = 1) (Note 3)		30	34	
		f _{PCLKOUT} = 43.5MHz, BWS = 1, single output, AVDD + DVDD (1.9V)		70	70 84	
Worst-Case Supply Current (Figure 5) (continued)	Iwcs	$f_{PCLKOUT}$ = 43.5MHz, BWS = 1, single output, IOVDD (1.9V), C _L = 5pF (DCS = 0) (Note 3)		8	10	mA
		$f_{PCLKOUT}$ = 43.5MHz, BWS = 1, single output, IOVDD (1.9V), C _L = 10pF (DCS = 1) (Note 3)		12	14	
		$f_{PCLKOUT}$ = 43.5MHz, BWS = 1, single output, IOVDD (3.6V), C _L = 5pF (DCS = 0) (Note 3)		16	18	
		$f_{PCLKOUT}$ = 43.5MHz, BWS = 1, single output, IOVDD (3.6V), C _L = 10pF (DCS = 1) (Note 3)		22	25	
Olaan Mada Ourahi Ourant		Wake-up receivers enabled		54	160	
Sleep-Mode Supply Current	Iccs	Wake-up receivers disabled		15	100	μA
Power-Down Supply Current	I _{CCZ}	PWDNB = low		15	100	μA
ESD PROTECTION						
		Human Body Model, $R_D = 1.5k\Omega$, $C_S = 100pF$		±8		
		IEC 61000-4-2, R_D = 330 Ω , C_S = 150pF, Contact discharge		±10		kV
IN+, IN- (Note 4)	V _{ESD}	IEC 61000-4-2, R_D = 330Ω, C_S = 150pF, Air discharge		±15		
		ISO 10605, $R_D = 2k\Omega$, $C_S = 330pF$, Contact discharge	±10			
		ISO 10605, $R_D = 2k\Omega$, $C_S = 330pF$, Air discharge		±30		
All Other Pins (Note 5)	V _{ESD}	Human Body Model, $R_D = 1.5k\Omega$, $C_S = 100pF$		±4		kV
		Machine Model		250		V

14-Bit GMSL Deserializer with Coax or STP Cable Input

AC Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PARALLEL CLOCK OUTPUT	(PCLKOUT)					
		BWS = 1, DRS = 1, single output	6.25		12.5	
		BWS = 0, DRS = 1, single output	8.33		16.66	
		BWS = 1, DRS = 0, single output	12.5		43.5	
		BWS = 0, HIBW = 0, DRS = 0, single output	16.66		58	
Clock Frequency	f _{PCLKOUT}	BWS = 0, HIBW = 1, DRS = 0, single output	36.66		58	MHz
		BWS = 1, DRS = 0, double output	25		87	
		BWS = 0, HIBW = 0, DRS = 0, double output	33.33		116	
		BWS = 0, HIBW = 1, DRS = 0, double output	73.33		116	
Data Valid Before Clock	t	PCLKOUT and DOUT_, DCS = 1, C _L = 10pF or DCS = 0, C _L = 5pF, nonstaggered DOUT_	0.4T	0.5T		20
	tdvb	PCLKOUT and DOUT_, DCS = 1, C _L = 10pF or DCS = 0, C _L = 5pF, staggered DOUT_	0.35T	0.4T		ns
		PCLKOUT and DOUT_, DCS = 1, $C_L = 10pF$ or DCS = 0, $C_L = 5pF$, nonstaggered DOUT_	0.35T	0.4T		
Data Valid After Clock	t _{DVA}	PCLKOUT and DOUT_, DCS = 1, C_L = 10pF or DCS = 0, C_L = 5pF, staggered DOUT_	0.3T	0.35T		ns
		RMS period jitter, spread off, 1.74Gbps PRBS pattern, UI = 1/f _{PCLKOUT,} DBL = 1, double output)		0.05		UI
Clock Jitter	tj	Period jitter; peak-to-peak, spread off, 1.74Gbps, PRBS pattern, UI = 1/f _{PCLKOUT,} DBL = 0, single output)		0.01		
I ² C/UART PORT TIMING						
I ² C/UART Bit Rate			9.6		1000	kbps
Output Rise Time	t _R	30% to 70%, C _L = 10pF to 100pF, 1k Ω pullup to IOVDD	20		150	ns
Output Fall Time	t _F	70% to 30%, C _L = 10pF to 100pF, 1k Ω pullup to IOVDD	20		150	ns

14-Bit GMSL Deserializer with Coax or STP Cable Input

AC Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
I ² C TIMING (Figure 6)								
		Low f _{SCL} range: (I2CMSTBT = 010, I2CSLVSH = 10)	9.6		100			
SCL Clock Frequency	f _{SCL}	Mid f _{SCL} range: (I2CMSTBT 101, I2CSLVSH = 01)	>100	00 400		kHz		
		High f _{SCL} range: (I2CMSTBT = 111, I2CSLVSH = 00)	>400		1000	-		
		f _{SCL} range, Low	4					
START Condition Hold Time	t _{HD:STA}	f _{SCL} range, Mid	0.6			μs		
		f _{SCL} range, High	0.26					
		f _{SCL} range, Low	4.7					
Low Period of SCL Clock	tLOW	f _{SCL} range, Mid	1.3			μs		
		f _{SCL} range, High	0.5					
		f _{SCL} range, Low	4					
High Period of SCL Clock	k t _{HIGH}	f _{SCL} range, Mid	0.6			μs		
		f _{SCL} range, High	0.26			-		
		f _{SCL} range, Low	4.7					
Repeated START Condition Setup Time	t _{SU:STA}	f _{SCL} range, Mid	0.6			μs		
Setup Time		f _{SCL} range, High	0.26					
		f _{SCL} range, Low	0					
Data Hold Time	thd:dat	f _{SCL} range, Mid	0			ns		
		f _{SCL} range, High	0			1		
		f _{SCL} range, Low	250					
Data Setup Time	t _{SU:DAT}	f _{SCL} range, Mid	100			ns		
		f _{SCL} range, High	50			1		
		f _{SCL} range, Low	4					
Setup Time for STOP	t _{SU:STO}	f _{SCL} range, Mid	0.6			μs		
Condition		f _{SCL} range, High	0.26					
		f _{SCL} range, Low	4.7					
Bus Free Time	t _{BUF}	f _{SCL} range, Mid	1.3			μs		
		f _{SCL} range, High	0.5					
		f _{SCL} range, Low			3.45			
Data Valid Time	t _{VD:DAT}	f _{SCL} range, Mid			0.9	μs		
		f _{SCL} range, High			0.45			
		f _{SCL} range, Low			3.45			
Data Valid Acknowledge Time	t _{VD:ACK}	f _{SCL} range, Mid			0.9	μs		
-	VD.ACK	f _{SCL} range, High			0.45	-		
		f _{SCL} range, Low			50	1		
Pulse Width of Spikes	t _{SP}	f _{SCL} range, Mid			50	ns		
Suppressed		f _{SCL} range, High			50	1		

14-Bit GMSL Deserializer with Coax or STP Cable Input

AC Electrical Characteristics (continued)

 $(V_{DVDD} = V_{AVDD} = 1.7 \text{ to } 1.9\text{V}, V_{IOVDD} = 1.7\text{V} \text{ to } 3.6\text{V}, R_L = 100\Omega \pm 1\%$ (differential), EP connected to PCB ground, $T_A = -40^{\circ}\text{C}$ to +115°C, Typical values are at, $V_{DVDD} = V_{AVDD} = V_{IOVDD} = 1.8\text{V}, T_A = +25^{\circ}\text{C}$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Capacitive load each bus line	CB				100	pF	
SWITCHING CHARACTERISTI	CS (Note 3)						
		20% to 80%, V _{IOVDD} = 1.7V to 1.9V, DCS = 1, C _L = 10pF	0.4		2.2		
PCLKOUT Rise-and-Fall Time (Figure 7)		20% to 80%, V _{IOVDD} = 1.7V to 1.9V, DCS = 0, C _L = 5pF	0.5		2.8		
	t _{R,} t _F	20% to 80%, V_{IOVDD} = 3.0V to 3.6V, DCS = 1, C _L = 10pF	0.25		1.8	ns	
		20% to 80%, V_{IOVDD} = 3.0V to 3.6V, DCS = 0, C _L = 5pF	0.3		2		
Parallel Data Rise-and-Fall Time (<u>Figure 7</u>)		20% to 80%, V_{IOVDD} = 1.7V to 1.9V, DCS = 1, C _L = 10pF	0.5		3.1		
	t _{R,} t _F	20% to 80%, V_{IOVDD} = 1.7V to 1.9V, DCS = 0, C _L = 5pF	0.6		3.8		
		20% to 80%, V_{IOVDD} = 3.0V to 3.6V, DCS = 1, C _L = 10pF	0.3		2.2	ns	
		20% to 80%, V_{IOVDD} = 3.0V to 3.6V, DCS = 0, C _L = 5pF	0.4	2.4			
Deserializer Delay	t _{SD}	(Figure 8) (Note 6)			2160	Bits	
Reverse Control-Channel Output Rise Time	t _R	No forward-channel data transmission	180		400	ns	
Reverse Control-Channel Output Fall Time	t _F	No forward-channel data transmission	180		400	ns	
GPI-to-GPO Delay	t _{GPIO}	Deserializer GPI to serializer GPO (Figure 9)			350	μs	
		(Figure 10) AEQ on, packet CC off			1.6		
Lock Time (Note 3)	+	(Figure 10) AEQ on, packet CC on			4.1		
LOCK TIME (NOLE 5)	^t LOCK	(Figure 10) AEQ off, packet CC off			1	ms	
		(Figure 10) AEQ off, packet CC on			3.5		
Power-Up Time	t _{PU}	(Figure 11)			6.5	ms	
Active Output to High-Imped- ance Time	t _{OAZ}	(Figure 12, Figure 13) CC write OUTENB =1			250	ns	
Active High-Impedance to Output Time	t _{OZA}	(Figure 12, Figure 13) CC write OUTENB =0			250	ns	

Note 1: Limits are 100% production tested at $T_A = +115^{\circ}$ C. Limits over the operating temperature range are guaranteed by design and characterization, unless otherwise noted.

Note 2: I_{IN} min is due to voltage drop across the internal pullup resistor.

Note 3: Not production tested. Guaranteed by design.

Note 4: Specified pin to ground.

Note 5: Specified pin to all supply/ground.

Note 6: Measured in serial link bit times. Bit time = $1/(30 \times f_{PCLKOUT})$ for BWS = GND. Bit time = $1/(40 \times f_{PCLKOUT})$ for BWS = 1.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Typical Operating Characteristics

 $(V_{AVDD} = V_{DVDD} = V_{IOVDD} = 1.8V, T_A = +25^{\circ}C, unless otherwise noted.)$









MAXIMUM PIXEL CLOCK FREQUENCY vs. COAX CABLE LENGTH (BER < 10⁻¹⁰)



14-Bit GMSL Deserializer with Coax or STP Cable Input

Pin Configuration



14-Bit GMSL Deserializer with Coax or STP Cable Input

Pin Description

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
POWER				
5	AVDD	1.8V Analog Power Supply. Bypass AVDD to EP with 0.1μ F and 0.001μ F capacitors placed as close as possible to the device, with the smaller-value capacitor closest to AVDD.		Power
13	DVDD	1.8V Digital Power Supply. Bypass DVDD to EP with 0.1μ F and 0.001μ F capacitors placed as close as possible to the device, with the smaller-value capacitor closest to DVDD.		Power
22	IOVDD	I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to EP with 0.1μ F and 0.001μ F capacitors placed as close as possible to the device, with the smaller-value capacitor closest to IOVDD.		Power
EP	_	Exposed Pad. EP is internally connected to device ground. Must connect EP to the PCB ground plane through a via array for proper thermal and electrical performance.		Power
HIGH-SPEEI	D DIGITAL			
High-Speed	Digital / Multifun	ction		
14	DOUT13/VS	Parallel-Data/Vertical-Sync Output. Defaults to parallel-data output on power-up. Vertical-sync output when HS/VS encoding is enabled, or when in high-bandwidth mode.	IOVDD	Digital
15	DOUT12/HS	Parallel-Data/Horizontal-Sync Output. Defaults to parallel-data output on power-up. Horizontal-sync output when HS/VS encoding is enabled, or when in high-bandwidth mode.	IOVDD	Digital
16	DOUT11/ CXTP/DE	Parallel-Data Output/Cable-Type Input/Data-Enable Output with internal pulldown to EP. CX/TP is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel/data-enable output after power-up. Connect CXTP to IOVDD with a $30k\Omega$ resistor to set high (coax mode), or leave open to set low (twisted-pair mode). Data-enable output when HIBW = 1.	IOVDD	Digital
17	DOUT10/ I2CSEL	Parallel-Data Output/I ² C-Select Input with Internal Pulldown to EP. I2CSEL is latched at power-up, or when resuming from power- down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect I2CSEL to IOVDD with a $30k\Omega$ resistor to set high (I ² C interface), or leave open to set low (UART interface).	IOVDD	Digital
18	DOUT9/ ADD3	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD3 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD3 to IOVDD with a $30k\Omega$ resistor to set high, or leave open to set low.	IOVDD	Digital
19	DOUT8/ ADD2	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD2 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD2 to IOVDD with a $30k\Omega$ resistor to set high, or leave open to set low.	IOVDD	Digital

14-Bit GMSL Deserializer with Coax or STP Cable Input

Pin Description (continued)

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
20	DOUT7/ ADD1	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD1 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD1 to IOVDD with a $30k\Omega$ resistor to set high, or leave open to set low.	IOVDD	Digital
23	DOUT6/ ADD0	Parallel-Data Output/Address Input with Internal Pulldown to EP. ADD0 is latched at power-up, or when resuming from power-down mode (PWDNB = low), and switches to parallel-data output after power-up. Connect ADD0 to IOVDD with a $30k\Omega$ resistor to set high, or leave open to set low.	IOVDD	Digital
24	$\begin{array}{c} \label{eq:constraint} DOUT5/HIM \\ DOUT5/HIM \end{array} \begin{array}{c} Parallel-Data \ Output/High-Immunity \ Mode \ Input \ with \ Internal \\ Pulldown \ to \ EP. \ HIM \ input \ latched \ at \ power-up, \ or \ when \ resumma \\ from \ power-down \ mode \ (PWDNB = low), \ and \ switches \ to \ parallel-data \ output \ after \ power-up. \ Connect \ HIM \ to \ IOVDD \ with \ a \ 30k\Omega \\ resistor \ to \ set \ high, \ or \ leave \ open to \ set \ low. \ HIGHIMM \ in \ the \\ serializer \ must \ be \ set \ to \ to \ same \ value. \end{array}$		IOVDD	Digital
High-Speed D	igital / Single-F	unction		
21	PCLKOUT	Parallel-Clock Output. Provides timing signal to latch parallel-data outputs to the input of another device.	IOVDD	Digital
25	DOUT4	Parallel-Data Output	IOVDD	Digital
26	DOUT3	Parallel-Data Output	IOVDD	Digital
29	DOUT2	Parallel-Data Output	IOVDD	Digital
30	DOUT1	Parallel-Data Output	IOVDD	Digital
31	DOUT0	Parallel-Data Output	IOVDD	Digital
LINE FAULT				
2	LMN1	Line-Fault Monitor Input 1 (see Figure 4)		Analog
8	LMN0	Line-Fault Monitor Input 0) (see Figure 4)		Analog
28	LFLTB	Line-Fault Output. LFLTB is active low, and has a $60k\Omega$ internal pullup to IOVDD. LFLTB low indicates a line-fault condition at LMN0, or LMN1. LFLTB is output high when PWDNB is low.	IOVDD	Digital

14-Bit GMSL Deserializer with Coax or STP Cable Input

Pin Description (continued)

PIN	NAME	FUNCTION	REF SUPPLY	TYPE
OTHER PINS	; ;			
1	GPI	General-Purpose Input with Internal Pulldown to EP. Serializer GPO (or INT) output follows the state of the GPI.	IOVDD	Digital
3	IN1+	Noninverting CML Serial-Data Input 1. Coax input when CXTP is high.		
4	IN1-	Inverting CML Serial-Data Input 1		
6	IN0+	Noninverting CML Serial-Data Input 0. Coax input when CXTP is high.		
7	IN0-	Inverting CML Serial-Data Input 0		
9	RX/SDA	Receive/Serial Data. Input/output with internal $30k\Omega$ pullup to IOVDD. In UART mode, RX/SDA is the Rx input of the serializer's UART. In I ² C mode, RX/SDA is the SDA input/output of the serializer's I ² C master/slave. RX/SDA has an open-drain driver and requires a pullup resistor.	IOVDD	Digital
10	TX/SCL	Transmit/Serial Clock. Input/output with internal $30k\Omega$ pullup to IOVDD. In UART mode, TX/SCL is the Tx output of the serializer's UART. In I ² C mode, TX/SCL is the SCL input/output of the serializer's I ² C master/slave. TX/SCL has an open-drain driver and requires a pullup resistor.	IOVDD	Digital
11	ERRB	Error Output. Active-low, open-drain video data error output with internal pullup to IOVDD. ERRB goes low when decoding errors during normal operation exceed a programmed threshold, or when at least one PRBS error is detected during a PRBS test. ERRB is output high when PWDNB is low.	IOVDD	Digital
12	LOCK	Lock Output. Open-drain output with internal pullup to IOVDD. LOCK high indicates PLLs are locked with correct serial-word boundary alignment. LOCK low indicates PLLs are not locked, or incorrect serial-word boundary alignment. LOCK is low when the configuration link is active. LOCK is output high when PWDNB is low.	IOVDD	Digital
27	PWDNB	Active-Low, Power-Down Input with Internal Pulldown to EP. Set PWDNB low to enter power-down mode to reduce power consumption.	IOVDD	Digital
32	MS	Mode-select Input with Internal Pulldown to EP. Set MS low to select base mode. Set MS high to select bypass mode.	IOVDD	Digital

14-Bit GMSL Deserializer with Coax or STP Cable Input

Functional Diagrams





Figure 1. Reverse Control-Channel Output Parameters



Figure 2. Test Circuit for Differential Input Measurement



Figure 3. Test Circuit for Single-Ended Input Measurement



Figure 4. Line Fault







Figure 6. I²C Timing Parameters



Figure 7. Output Rise-and-Fall Times



Figure 8. Deserializer Delay







Figure 10. Lock Time



Figure 11. Power-Up Delay



Figure 12. Active Output to High-Impedance Time, High Impedance to Active-Output Time Test Circuit



Figure 13. Active Output to High-Impedance Time, High Impedance to Active-Output Time

Detailed Description

The MAX96706 deserializer is a compact device with features especially suited for automotive camera applications. The device operates at a variety of output widths and word rates up to a total serial-data rate up to 1.75Gbps. High-bandwidth mode offers a 116MHz parallel clock rate with 12 bits of video data + 2 bits of sync (HS/VS) data. An embedded 9.6kbps to 1Mbps control channel programs the serializer, deserializer, and any attached UART or I²C peripherals.

To promote safety applications, the device features CRC protection of video and control data. In addition, control-channel retransmission and high-immunity modes reduce the effects of bit errors corrupting communication. Automatic equalization, along with a PRBS tester and an embedded eye-width monitor, allow for in-system optimization of the link.

This device operates over the -40°C to +115°C automotive temperature range.

Serial Link Signaling and Data Format

The serializer scrambles the input parallel data and combines this with the forward control data. The data is then encoded for transmission and output as a single bitstream at several times the input word rate (depending on bus width). The deserializer receives the serial data and recovers the clock signal. The data is then deserialized, decoded, and descrambled into parallel output data and forward control data.

Operating Modes

The GMSL devices are configurable to operate in many modes, depending on the application. These modes allow for a more efficient use of serial bandwidth. Most of these settings are set during system design and are configured using the external configuration pins, or through register bits.

Video/Configuration Link

In normal operation, the serializer runs in video-link mode (SEREN = 1) with video data and control data sent across the serial link. Set SEREN = 0 in the serializer to turn off serialization. The serializer powers up in video-link mode, and requires a valid PCLK for operation.

The configuration link is available to set up the serializer, deserializer, and peripherals when PCLK is not available. Set SEREN = 0 and CLINK = 1 in the serializer to enable the configuration link (SEREN = 1 forces the serializer into video-link mode). Once PCLK has been established, turn on the video link (SEREN = 1).

14-Bit GMSL Deserializer with Coax or STP Cable Input

By default, video-link mode requires a valid PCLK for operation. Set AUTO_CLINK bit = 1 (if supported), and SEREN = 1 in the serializer to automatically switch between the video link and configuration link whenever PCLK is not present.

Single and Double Modes of Operation

Single-/double-mode operation configures the available 1.74Gbps bandwidth into a variety of widths and word rates. Single-mode operation is compatible with all GMSL devices, and serializes one parallel word for each serial word. Double mode serializes two half-width parallel words for each serial word, and results in a 2x increase in parallel word-rate range (compared to single mode). Set DBL = 0 for single-mode operation and DBL = 1 for double-mode operation.

HS/VS Encoding

By default, GMSL assigns a video bit slot to HSYNC, VSYNC, and DE (if used). With HS/VS encoding, the device instead encodes special packets to sync signals to free up additional video bit slots. HS/VS encoding is on by default when the device is in high-bandwidth mode. (HIBW = 1). DE is encoded only when HIBW = 1 and DE_EN = 1. Set HVEN = 1 to turn on HS/VS encoding when HIBW = 0 (DE, if enabled uses up a video bit). HS/VS encoding requires that HSYNC, VSYNC, and DE (if used) remain high during the active video, and low during the blanking period. Use HS/VS inversion when using reverse-polarity sync signals.

Error Detection

The serial link's 8b/10b encoding/decoding, and 1-bit parity detect bit errors that occur on the serial link. An optional 6-bit CRC check is available at the expense of 6 video bits (when HIBW = 0). To activate 6-bit CRC mode, set PXL_CRC = 1 in the remote-side device first, and then in the local-side device. When using 6-bit CRC mode, the available internal bus width is reduced by 6 bits in single-input mode (DBL = 0) and 3 bits in double-input mode (DBL = 1). Note that the input bus width may already have been reduced due to pin availability of the serializer or deserializer; thus, the reduction of bandwidth from CRC may not be visible (see Table 3).

An additional 32-bit video line CRC is available by setting LINE_CRC_EN = 1. When enabled, the serializer calculates the 32-bit CRC of the video line and sends this information during the blanking period. The deserializer compares the received CRC with the video line data. The deserializer's LINE_CRC_ERR bit latches when a CRC error is detected. LINE_CRC_ERR clears when read.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Bus Widths

The serial link has multiple bus-width settings that determine the parallel bus width and the resulting parallel word rate. The serial link operates to a maximum serial bit rate of 1.74Gbps. The BWS bit determines if each serial packet is 30 or 40 bits long, which translates to a maximum serial packet rate; thus, a maximum parallel word rate of 58MHz or 43.5MHz when BWS = 0 or 1, respectively. Decoding translates the 30- or 40-bit serial packets into 24, 27, or 32 parallel bits. One bit is used for parity, while a second is reserved for the control channel. An additional 6 bits is used during optional 6-bit CRC. In addition, double mode splits the remaining word size in

half if used. The remaining bits can be used for video bits minus any sync bits if HV encoding is not used.

Note: The following modes list the internal bus widths. The number of available input and output pins may limit the actual bus width available.

24-Bit Mode (Figure 14)

When BWS = 0 and HIBW = 0, the 30-bit serial packet corresponds with three 8b/10b symbols, representing 24 bits (24-bit mode). After parity and control channel, this leaves 16/22 bits of video data if CRC is/is not used (single mode), or 8/11 bits of video data if CRC is/is not used (double mode).



Figure 14. 24-Bit Mode Serial-Data Format

14-Bit GMSL Deserializer with Coax or STP Cable Input

27-Bit High-Bandwidth Mode (Figure 15)

When BWS = 0 and HIBW = 1 (high-bandwidth mode) the 30-bit serial packet represents three 9b/10b symbols representing 27 bits. After parity and control channel, this leaves 19/25 bits of video data if CRC is/is not used (single mode), or 9/12 bits of video data if CRC is/is not used (double mode).



Figure 15. 27-Bit High-Bandwidth Mode Serial-Data Format

14-Bit GMSL Deserializer with Coax or STP Cable Input

32-Bit Mode (Figure 16)

When BWS = 1 the 40-bit serial packet corresponds with four 8b/10b symbols, representing 32 bits (32-bit mode). After parity and control channel, this leaves 24/30 bits of video data if CRC is/is not used (single mode), or 12/15 bits of video data if CRC is/is not used (double mode).



Control Channel and Register Programming

The control channel sends I^2C or UART information across the serial link for control of the serializer, deserializer, and any attached peripherals. The control channel is multiplexed onto the serial link and is available with or without the video channel.

Forward Control Channel

Control data sent from the serializer to the deserializer is sent on the forward control channel. The data is encoded as one of the serial bits in the forward high-speed link. After deserialization, the forward control-channel data is extracted from the serial link. The forward control-channel bandwidth exceeds the maximum external control data rate, and all data sent on the forward control channel appears on the remote side after transmission delay of a few bit times.

Reverse Control Channel

Control data sent from the deserializer to the serializer is sent on the reverse control channel. The data is encoded as a series of 1µs pulses, with a maximum raw data rate of 1Mbps. High-immunity mode is available to increase the robustness of the reverse control channel at a reduced raw bit rate of 500kbps (<u>Table 1</u>). Setting the REV_FAST bit = 1 increases this rate back to 1Mbps. In I²C mode, when the input data rate (after encoding) exceeds the reverse data rate, the input clock is held through clock stretching to slow the external clock to match the internal bit rate.

UART Interface

The UART interface, compatible with all GMSL devices, sends commands from device to device through several UART packets. Set I2CSEL = 0 to set the device to use UART protocol.

14-Bit GMSL Deserializer with Coax or STP Cable Input

I²C Interface

The serial link connects the serializer and deserializer I^2C interfaces together through the control channel. When an I^2C master sends a command to one side of the link (local side) the control channel forwards this information to and from the other side of the link (remote side), allowing a single microcontroller to configure the serializer, deserializer, and peripherals. The microcontroller can be located on the serializer side (display applications) and the deserializer side (camera applications). Dual- μ C operations are supported as long as a software-arbitration method is used. The serial link assumes that only one microcontroller is talking at any given time.

Remote-End Operation

When an I²C master initiates communication on the local slave device (the serializer/deserializer directly connected to the master), the remote-side device acts as a master device that sends data forwarded from the local-side device, and forwards any data received from peripherals attached to the remote-side device. This remote-side master device operates according to the timing settings in the I²C Master setting register. Set the master settings to match the timing settings used by the external microcontroller.

Clock-Stretch Timing

The I²C interface uses clock stretching to allow time for data to be forwarded across the serial link. The master microcontroller, along with any attached peripherals, must accept clock stretching of the GMSL devices.

Packet-Based I²C

A packet-based control channel is available for enhanced error handling of the control channel. This control-channel method handles simultaneous GPI/GPO and I²C transmission, along with error detection and retransmission.

HIM PIN SETTING	REVFAST BIT	REVERSE CONTROL- CHANNEL MODE	MAX UART/I ² C BIT RATE (kbps)
Low	х	Legacy reverse control- channel mode (compatible with all GMSL devices)	1000
	0	High-immunity mode	500
High	1	Fast high-immunity mode (requires HIBW = 0, serial-data rate > 1.25Gbps)	1000

Table 1. Reverse Control-Channel Modes

X = Don't care.

Packet Protocol Summary

The packet-based control channel uses a synchronous, symbol-based system to send data across the control channel. Data to be sent across the control channel is split into symbols and stored in a transmit queue and then sent across the link. If both GPI and I²C data need to be sent (e.g., when GPI transitions during an I²C transmission) the symbols from both commands are combined in the queue. If the transmit queue is empty, idle packets are sent across the link to maintain control-channel lock. Received I²C packets are output as determined by the microcontroller SCL rate (local device), or the programmed master bit rate (remote device). The device holds SCL low (clock stretch) until data has been received from the remote-side device.

Control-Channel Error Detection and Packet Retransmission

When the packet-based control channel is used, all packets are checked for errors through CRC. Using 1, 5, or 8 bits, CRC detects 1, 3, or 4 random bit errors in a packet. The transmitter retransmits packets whenever an error is detected. The transmitter sets a flag if a number of retries exceeds a programmed threshold. The receiver filters out packets with errors.

GPO/GPI Control

GPO on the serializer follows GPI transitions on the deserializer. This GPO/GPI function can be used to transmit signals such as a frame sync in a surround-view camera system (see the *Providing a Frame Sync (Camera Applications)* section).

Adaptive Line Equalizer

The deserializer includes an adaptive line equalizer to compensate for higher cable attenuation at higher frequencies. The cable equalizer has 12 levels of compensation to handle up to 30m coax and 15m STP cable lengths. At initial lock, the adaptive equalizer selects the optimum compensation level. The device can be programmed to re-adapt periodically, manually, or triggered from the eye-width monitor to compensate for any significant changes in the transmission environment.

Eye-Width Monitor

The horizontal eye diagram opening is measured using the eye-width monitor. By default this measurement is done after link is established and also with 1 second intervals when link is running. Eye width below a programmed threshold flags the ERRB output pin. A very low eye width restarts equalizer adaptation.

Spread-Spectrum Tracking

The deserializer can track a spread input clock, eliminating the need for multiple spread clocks.

Cable-Type Configuration and Input MUX

The driver inputs are programmable for two kinds of cable: 100 Ω twisted pair and 50 Ω coax (contact the factory for devices compatible with 75 Ω cables). In coax mode, connect IN0+ to OUT+ of the serializer. Connect IN1+ to OUT+ of the second serializer. Control-channel data is sent to the serializer selected with the GMSL_IN_SEL bit. Leave all unused IN_ pins unconnected, or connect them to ground through 50 Ω and a capacitor for increased power-supply rejection. If OUT- is not used, connect OUT- to V_{DD} through a 50 Ω resistor (Figure 17). When there are μ Cs at the serializer, and at each deserializer, only one μ C can communicate at a time. Disable forward and reverse channel links according to the communicating deserializer connection to prevent contention in I²C-to-I²C mode.



Figure 17. Coax Connection

14-Bit GMSL Deserializer with Coax or STP Cable Input



Figure 18. Crosspoint-Switch Dataflow

Crosspoint Switch

The crosspoint switch routes data between the parallel input/output and the SerDes (Figure 18). The anything-to-anything routing assures the mapping between the video source and destination.

Shutdown/Sleep Modes

Several sleep and shutdown modes are available when full operation is not needed.

Configuration Link

When the high-speed video link is not needed, or unavailable, a configuration link can be used in its place. In configuration-link mode, the parallel-digital input/output is disabled, the LOCK pin remains low, and the serial link internally generates its own clock, to allow full operation of the control channel (UART/I²C and GPIO).

Serialization Disable

When the serial link is not needed, such as when downstream devices are powered off, the user can disable serialization. In this mode, all forward communication is shut down. The user can reenable serialization either locally or through the reverse channel.

Sleep Mode

To reduce power consumption further, the devices can be put into sleep mode. In this mode, all registers keep their programmed values, and all functions in the device are powered down except for the wake-up detectors on the local I²C/UART interface, and the serial link. Any activity seen by the wake-up detectors temporarily turns on the control-channel interface. During this time, a microcontroller can command the device to exit sleep mode. See the *Entering/Exiting Sleep Mode* section.

Power-Down Mode

The lowest power-consumption mode is power-down mode. In this mode, all functions are powered down, and all register values are lost.

Link-Startup Procedure

<u>Table 2</u> lists the startup procedure for image-sensing applications. The control channel is available after the video link or the configuration link is established. If the deserializer powers up after the serializer, the control channel becomes unavailable until 2ms after power-up.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Table 2. Link-Startup Procedure

NO.	MC	SERIALIZER	DESERIALIZER
_	μC connected to deserializer.	Set all configuration inputs.	Set all configuration inputs.
1	Powers up. Wait t _{PU} .	Powers up and loads default settings. Establishes video link when valid PCLK available.	Powers up and loads default settings. Locks to video-link signal if available.
1a	(If no PCLK) Programs CLINKEN, SEREN, and/or AUTOCLINK bits. Wait 5ms after each command.	Establishes configuration link.	Locks to config link if available.
1b	(If not locked) Sets any additional configuration bits that are mismatched between serializer and deserializer (e.g BWS, CX/TP). Wait 5ms for lock after each command.	Configuration changed. Reestablishes configuration/ video link if needed.	Configuration changed. Locks to configuration/video link.
2	Sets Register 0x07 configuration bits in the serializer (DBL, BWS, HIBW, EDC, etc.). Wait 2ms.	Configuration changed. Reestablishes config/video link if needed	Loss of lock may occur.
3	Sets Register 0x07 configuration bits in the deserializer (DBL, BWS, HIBW, EDC, etc.). Wait 5ms for lock to re-establish.	_	Configuration changed. Locks to configuration/video link.
4	Writes rest of serializer/deserializer configuration bits.	Configuration changed.	Configuration changed.
5	Writes camera/peripheral configuration bits.	Forwards commands from μC to serializer.	Forwards commands to camera/ peripherals.
5a	If in configuration link: When PCLK is available, set SEREN = 1. Wait 5ms for lock.	Enables video link.	Locks to video link.



Figure 19. State Diagram

14-Bit GMSL Deserializer with Coax or STP Cable Input

Register Map

OFFSET	NAME	MSB							LSB
0x00	seraddr[7:0]		1	SI	ERADDR[6:	0]			RSVD
0x01	desaddr[7:0]		DESADDR[6:0]						CFG- BLOCK
0x02	invpinh[7:0]			INVPIN	NH[5:0]			SRN	G[1:0]
0x03	invpinl[7:0]				INVPI	NL[7:0]			
0x04	main config[7:0]	LOCKED	OUTENB	PRBSEN	SLEEP	INTTY	PE[1:0]	REVCCEN	FWDCCEN
0x05	eqtune[7:0]	I2C- METHOD	DCS	HVTR_ MODE	EN_EQ		EQTU	NE[3:0]	
0x06	hvsrc[7:0]	RSVD	MAX_RT_ EN	I2C_RT_ EN	GPI_ COMP_EN	GPI_RT_ EN	F	IV_SRC[2:0)]
0x07	config[7:0]	DBL	DRS	BWS	ES	HIBW	HVEN	CXTP	PXL_CRC
0x08	pktcc_en[7:0]	LFLT_EN_ POS	LFLT_EN_ NEG	GPI_EN	DISSTAG	ERR_RST	PKTCC_ EN		CRC_ TH[1:0]
0x09	i2csrc A[7:0]			120	C_SRC_A[6	:0]			RSVD
0x0A	i2cdst A[7:0]			120	C_DST_A[6	:0]			RSVD
0x0B	i2csrc B[7:0]			120	C_SRC_B[6	:0]			RSVD
0x0C	i2cdst B[7:0]			120	I2C_DST_B[6:0] RSVD				
0x0D	i2cconfig[7:0]	I2C_LOC_ ACK	I2C_SLV	_SH[1:0]	I2C_MST_BT[2:0] I2C_SLV				′_TO[1:0]
0x0E	det_thr[7:0]				DET_T	HR[7:0]			
0x0F	filt_track[7:0]	GMSL_IN_ SEL	EN_DE_ FILT	EN_HS_ FILT	EN_VS_ FILT	DE_EN	HTRACK	VTRACK	PRBS_ TYPE
0x10	rceg[7:0]	RCEG_T	YPE[1:0]	RCEG_ BOUND		RCEG_ERF	R_NUM[3:0]		RCEG_EN
0x11	rceg2[7:0]		RCEG_ERF	R_RATE[3:0]]	RCEG_L PRB		_	.O_BST_ [[1:0]
0x12	line_crc[7:0]	UNDER- BST_DET_ EN	CC_CRC_ ERR_EN	LINE_CRC	C_LOC[1:0]	LINE_ CRC_EN	DIS_ RWAKE	MAX_RT_ ERR_EN	RCEG_ ERR_ PER_EN
0x13	ewm[7:0]	EWM_EN	EWM_ PER_ MODE	EWM_ MAN_ TRG_REQ		EWM	1_MIN_THR	R[4:0]	<u>`</u>
0x14	aeq[7:0]	AEQ_EN	AEQ_ PER_ MODE	AEQ_ MAN_ TRG_REQ	EWM_PER_THR[4:0]				
0x15	det_err[7:0]				DET_E	RR[7:0]			
0x16	prbs_err[7:0]				PRBS_E	ERR[7:0]			
0x17	lf[7:0]	RSVD	MAX_RT_ ERR	PRBS_OK					DS[1:0]
0x18	rsvd_18[7:0]				RSVI	D[7:0]			
0x19	cc_crc_errcnt[7:0]			(CC_CRC_E	RRCNT[7:0]]		
0x1A	rceg_err_cnt[7:0]				RCEG_ER	R_CNT[7:0]			

OFFSET	NAME	MSB							LSB
0x1B	i2csel[7:0]	RSVD	RSVD	RSVD	RSVD	I2CSEL	LINE_ CRC_ERR	RSVD	RSVD
0x1C	ewm_eye_width[7:0]	RSVD	RSVD	EOM_EYE_WIDTH[5:0]					<u> </u>
0x1D	aeq_bst[7:0]	RSVD	RSVD	RSVD	UNDER- BOOST_ DET	AEQ_BST[3:0]			
0x1E	id[7:0]				ID[7:0]			
0x1F	revision[7:0]	RSVD	RSVD	RSVD	HDCPCAP		REVISI	ON[3:0]	
0x20	crcvalue 0[7:0]				CRCVALL	JE_0_[7:0]			
0x21	crcvalue 1[7:0]				CRCVALL	JE_1_[7:0]			
0x22	crcvalue 2[7:0]				CRCVALL	JE_2_[7:0]			
0x23	crcvalue 3[7:0]				CRCVALL	JE_3_[7:0]			
0x65	crossbar 0[7:0]		CROSSBA	R_N_0[3:0]		(CROSSBAR	_N+1_0[3:0)]
0x66	crossbar 2[7:0]		CROSSBA	R_N_2[3:0]		(CROSSBAR	_N+1_2[3:0)]
0x67	crossbar 4[7:0]		CROSSBA	R_N_4[3:0]		CROSSBAR_N+1_4[3:0]			
0x68	crossbar 6[7:0]		CROSSBA	R_N_6[3:0]		(CROSSBAR	_N+1_6[3:0)]
0x69	crossbar 8[7:0]		CROSSBA	R_N_8[3:0]		(CROSSBAR	_N+1_8[3:0)]
0x6A	crossbar 10[7:0]		CROSSBA	R_N_10[3:0]	C	ROSSBAR	_N+1_10[3:	0]
0x6B	crossbar 12[7:0]		CROSSBA	R_N_12[3:0]	C	ROSSBAR	_N+1_12[3:	0]
0x96	rsvd_96[7:0]	RSV	D[1:0]	RSV	D[1:0]	RSVD	RSVD	RSVD	RSVD
0x97	rev_fast[7:0]	REV_FAST	RSVD			RSV	D[5:0]		
0x98	rsvd_98[7:0]	RSVD	RSVD			RSV	D[5:0]		
0x99	rsvd_99[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
0x9A	rsvd_9a[7:0]	RSVD	RSVD	RSV	D[1:0]		RSVD[2:0]		RSVD
0x9B	rsvd_9b[7:0]	RSVD	RSV	D[1:0]		RSVD[2:0]		RSVI	D[1:0]
0x9C	rsvd_9c[7:0]	RSVD	RSV	D[1:0]	RSVD		RSVI	D[3:0]	
0x9D	rsvd_9d[7:0]	RSVD	RSVD	RSVD	RSVD	SOFT_ PD	RSVD	RSVD	RSVD
0x9E	rsvd_9e[7:0]	RSVD	RSV	D[1:0]		RSVD[2:0]		RSVD	RSVD
0x9F	rsvd_9f[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD	HPFTU	NE[1:0]	RSVD
0xA0	rsvd_a0[7:0]	RSVD	RSVD	RSV	D[1:0]		RSVI	D[3:0]	
0xA1	rsvd_a1[7:0]		RSVD[2:0]				RSVD[4:0]		
0xA2	rsvd_a2[7:0]				RSVI	D[7:0]			
0xA3	rsvd_a3[7:0]		RSV	D[3:0]			RSVI	D[3:0]	
0xA4	rsvd_a4[7:0]		RSVD[2:0]		RSVD	RSVD	RSVD	RSVI	D[1:0]
0xA5	rsvd_a5[7:0]		RSV	D[3:0]		RSV	D[1:0]	RSVI	D[1:0]
0xA6	rsvd_a6[7:0]	RSVD	RSVD	RSVD	RSVD	RSV	D[1:0]	RSVI	D[1:0]

OFFSET	NAME	MSB							LSB			
0xC9	rsvd_c9[7:0]	RSVD[7:0]										
0xCA	rsvd_ca[7:0]	RSVD	RSVD	RSVD	RSVD[1:0]		RSVD	RSVD	RSVD			
0xCB	cc_locked[7:0]	RSVD	RSVD	RSVD	RSVD	CC_ WBLOCK	REM_ CCLOCK	CC_ WBLOCK_ LOST	RSVD			
0xCC	rsvd_cc[7:0]	RSVD	RSVD RSVD[6:0]									
0xCD	rsvd_cd[7:0]	RSVD	SVD RSVD[6:0]									

0xFD	rsvd_fd[7:0]	RSVD[7:0]							
0xFE	rsvd_fe[7:0]		RSVI	D[3:0]		RSVD[3:0]			
0xFF	rsvd_ff[7:0]	RSVD	RSVD	RSVD	RSVD	RSVD[3:0]			
14-Bit GMSL Deserializer with Coax or STP Cable Input

seraddr (0x00)

BIT	<i>,</i> 7	6	5	4	1	3	2	1	0	
Field	•		_	SERADDR[6:0)]	•	-	•	RSVD	
Reset				1000000b	1				0b	
Access Type				Write, Read					Write, Read	
BITFIELD	BITS		DESCRIPTION	1		DECODE				
SERADDR	7:1	Serializer Add	ress: Serializer de			0000000: I ² C write/read address is 0x00, 0x01 0000001: I ² C write/read address is 0x02, 0x03 XXXXXXX: I ² C write/read address is XXXXXXX0, XXXXXXX1 1111111: I ² C write/read address is 0xFE, 0xFF				
RSVD	0	Reserved: Do	not change from c	lefault value		0: Reserv	/ed			
desaddr (0x0	1)									
BIT	7	6	5	4	1	3	2	1	0	
Field		I		DESADDR[6:0)]		1		CFGBLOCK	
Reset				XXXXXXXb					0b	
Access Type				Write, Read					Write, Read	
BITFIELD	BITS		DESCRIPTION	1			DE	ECODE		
DESADDR	7:1	(initial value de	ddress: Deserializ pends on ADD3, <i>A</i> ngs latched at pow		XXXXXXX: I ² C write/read address is XXXXXX0, XXXXXX1 1111111: I ² C write/read address is 0xFE, 0xFF					
CFGBLOCK	0	Configuration read only	Block. When 1, n	nake all registe	rs		write/read regi registers as re		le	
invpinh (0x02	2)									
BIT	7	6	5	4		3	2	1	0	
Field			INVPI	NH[5:0]				SRN	G[1:0]	
Reset			000	000b				1	1b	
Access Type			Write	, Read				Write	, Read	
BITFIELD	BITS		DESCRIPTION	1			DE	CODE		
INVPINH	7:2	Invert Output D8–D13	Pins High: Invert		XXXXX0: Do not invert D8 XXXXX1: Invert D8 XXXX0X: Do not invert D9 XXXX1X: Invert D9 XXX0XX: Invert D10 XXX1XX: Do not invert D10 XX0XXX: Do not invert D11 XX1XXX: Invert D11 X0XXXX: Do not invert D12 X1XXXX: Invert D12 0XXXXX: Do not invert D13 1XXXXX: Invert D13					
SRNG	1:0	Serial Data-Ra	te Range		00: 0.5 to 1Gbps 01: 1 to 1.74Gbps 1X: Autodetect serial range					

14-Bit GMSL Deserializer with Coax or STP Cable Input

invpinl (0x03)

BIT	7	6	5	4	3	2	1	0				
Field		·	INVPINL[7:0]									
Reset		0000000b										
Access Type		Write, Read										
BITFIELD	BITS	DESCRIPTION DECODE										
INVPINL	7:0	Invert Output Pir D0–D7	ns Low: Invert	output pins	XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXX	XX0: Do not in XX1: Invert DO X0X: Do not in X1X: Invert D1 0XX: Do not in 1XX: Invert D2 XXX: Do not in XXX: Invert D3 XXX: Do not in XXX: Invert D4 XXX: Do not in XXX: Invert D5 XXX: Do not in XXX: Invert D6 XXX: Do not in XXX: Invert D7	vert D1 vert D2 vert D3 vert D4 vert D5 vert D6 vert D7					

main config (0x04)

BIT	7	6	5	4	3	2	1	0			
Field	LOCKE	D OUTENB	PRBSEN	SLEEP	INTT	YPE[1:0]	REVCCEN	FWDCCEN			
Reset	Xb	0b	0b	0b	(01b	1b	1b			
Access Type	Read Or	nly Write, Read	Write, Read	Write, Read	Write	e, Read	Write, Read	Write, Read			
BITFIELD	BITS		DESCRIPTIO	N		D	ECODE				
LOCKED	7	LOCK Output: L	OCK output pin	level		o link not locked o link locked					
OUTENB	6	Outputs Enable	Outputs Enable Bar: Disable outputs				0: Enable DOUT_outputs 1: Disable DOUT_ outputs				
PRBSEN	5	PRBS Test Enab	le			device for norma ble PRBS test	l operation				
SLEEP	4	Sleep Mode: Acti	vate sleep moo	de		0: Set device for normal operation 1: Put device into sleep mode					
INTTYPE	3:2	Interface Type: L when I2CSEL = 0	Interface Type: Local control-channel interface when I2CSEL = 0			00: UART-to-I ² C conversion 01: UART 1X: Disable local control channel					
REVCCEN	1		e Control-Channel Enable: Enable control channel from deserializer			0: Disable reverse control-channel receiver 1: Enable reverser control-channel receiver					
FWDCCEN	0	Forward Control-Channel Enable: Enable forward control channel to deserializer				0: Disable forward control-channel transmitter 1: Enable forward control-channel transmitter					

14-Bit GMSL Deserializer with Coax or STP Cable Input

eqtune (0x05)

BIT	7	6	5	4	3	2	1	0		
Field	I2C- METHOI	DCS	HVTR_ MODE	EN_EQ		EQTU	NE[3:0]			
Reset	0b	0b	1b	1b		100	01b			
Access Type	Write, Re	ad Write, Read	Write, Read	Write, Read		Write,	Read			
BITFIELD	BITS		DESCRIPTION			DE	CODE			
I2CMETHOD	7	I ² C Method: Ski converting UART	-	ess when	conversion 1: Do not s	 0: Send the register address during UART-to-I²C conversion 1: Do not send the register address during UART-to-I²C conversion 				
DCS	6	Driver Current Stion for CMOS or		er current selec		0: Set device for normal operation 1: Increase CMOS driver current				
HVTR_MODE	5	HV Tracking Mo ous HSYNC form		g allows contin		tial periodic HV tial and full peri	0	ing		
EN_EQ	4	Enable Equalize and adaptive mo		alizer for manua		0: Disable equalization 1: Enable equalization				
EQTUNE	3:0	Equalizer Tune: 750MHz (effectiv off)			0001: 2.1d 0010: 2.8d 0011: 3.5d 0100: 4.3d 0101: 5.2d 0110: 6.3d 0111: 7.3d 1000: 8.5d 1001: 9.7d 1010: 11dE	B manual EQ s B manual EQ s d manual EQ s d manual EQ s	setting setting setting setting setting setting setting setting setting setting setting setting setting			

14-Bit GMSL Deserializer with Coax or STP Cable Input

hvsrc (0x06)

BIT		7	6	5	4		3	2	1	0	
Field	R	SVD	MAX_RT_ EN	I2C_RT_EN	GPI COMP	_	GPI_RT_EN		HV_SRC[2:0]		
Reset)	Xb	1b	1b	0b		1b	111b			
Access Type	Write	e, Read	Write, Read	Write, Read	Write, F	Read	Write, Read		Write, Read		
BITFIELD	В	BITS	DES	CRIPTION				DECOL	DE		
RSVD		/	Reserved: Do n ault value	ot change fron	n de-	X: R	eserved				
MAX_RT_EN		6	Maximum Retra Enable	ansmission Li	mit	-	sable maximun hable maximum				
I2C_RT_EN		5 I	² C Retransmis	sion Enable			sable I ² C retran able I ² C retran				
GPI_COMP_E	N	/	GPI Compensation Enable: GPI skew compensation enable				sable GPI skev able GPI skew	•			
GPI_RT_EN		3 (GPI Retransmis	sion Enable		0: Disable GPI retransmission 1: Enable GPI retransmission					
						000: Use D18/D19 for HS/VS (use this setting when the serial- izer is a 3.125Gbps device or if HIBW mode is used; otherwise, this setting is for use with the MAX9273 when DBL = 0 or HVEN = 1)					
						001: Use D14/D15 for HS/VS (for use with the MAX9271/ MAX96705 when DBL = 0 or HVEN = 1)					
			IS/VS Source :	Selection: HS/	VS bit		Use D12/D13 f n DBL = 0 or H\	•	use with the M	AX96707	
HV_SRC		2.0	HS/VS Source Selection: HS/VS bit selection		011: Use D0/D1 for HS/VS (for use with the MAX9271/ MAX9273/MAX96705/MAX96707 when DBL = 1 and HVEN = 0)						
					10X:	Do Not Use					
			110: Automatically determine the source of HSYNC/VSYNC (for use with the MAX96707)								
					111: Automatically determine the source of HSYNC/VSYNC (for use with the MAX96705)						

14-Bit GMSL Deserializer with Coax or STP Cable Input

BIT 7 6 5 4 3 2 1 0 HIBW **HVEN** Field DBL DRS BWS ES CXTP PXL_CRC 0b Reset 0b 0b 0b 0b 0b Xb 0b Access Type Write, Read Write, Read Write, Read Write. Read Write. Read Write, Read Write. Read Write, Read BITFIELD BITS DESCRIPTION DECODE 0: Use single-rate output DBL 7 **Double-Output Mode** 1: Use double-rate output (2x word rate at 1/2x width) 0: Use normal data-rate output DRS 6 **Data-Rate Select** 1: Use 1/2 rate data output (for use with low data rates) 0: Set bus width for 22-/24-bit bus, 24-/27-bit mode BWS 5 **Bus-Width Select** (depending on HIBW setting) 1: Set bus width for 30-bit bus (32-bit mode) 0: Set output data valid on rising edge of PCLKOUT ES 4 **Edge Select** 1: Set output data valid on falling edge of PCLKOUT 0: Disable high-bandwidth mode HIBW 3 **High-Bandwidth Mode** 1: Enable high-bandwidth mode (when BWS = 0) 0: Disable HS/VS encoding **HVEN** 2 **HS/VS Encoding Enable** 1: Enable HS/VS encoding 0: Use differential-output mode (for use with twisted-pair cable) CXTP 1 Coax/TP Select 1: Use single-ended output mode (for use with coax cable) Pixel CRC Enable: Pixel error-detection type (this 0: Use 1-bit parity (compatible with all devices) PXL_CRC 0 is controllable by pin when LCCEN = 0) 1: Use 6-bit CRC

config (0x07)

14-Bit GMSL Deserializer with Coax or STP Cable Input

pktcc_en (0x08)

BIT		7	6	5	4	3	2	1	0		
Field	LFLT_	EN_POS	LFLT_EN_NEG	GPI_EN	DISSTAG	ERR_RST	PKTCC_EN	CC_CR LENGTH			
Reset		1b	Xb 1b 0b		0b	0b	01b				
Access Type	Writ	e, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Re	ead		
BITFIELI	כ	BITS	D	ESCRIPTION			DECOD	E			
LFLT_EN_POS	6	7	Line-Fault Detect		sitive Line:		ne-fault detectone-fault detectone				
LFLT_EN_NEG	3	6	Line-Fault Detect Enable line-fault of default in coax mo twisted-pair mode	letector LMN1; ode and enable	disabled by		0: Disable line-fault detector LMN1 1: Enable line-fault detector LMN1				
GPI_EN		5	GPI-to-GPO Enal signal transmissio		Pl-to-GPO		0: Disable GPI-to-GPO transmission 1: Enable GPI-to-GPO transmission				
DISSTAG		4	Disable Staggeri outputs	ng: Disable sta	aggering of		0: Enable staggering of DOUT_outputs 1: Disable staggering of DOUT_outputs				
ERR_RST		3	Error Reset: Whe DET_ERR and CO ERROR pin is ass	ORR_ERR reg	•	0: Disable automatic reset of DETERR_ and CORR_ERR registers 1: Enable automatic reset of DETERR_ and CORR_ERR registers					
PKTCC_EN		2	Packet-Based Co	ontrol-Channe	I Mode Enable	0: Disable packet-based control-channel mode 1: Enable packet-based control-channel mode					
CC_CRC_LEN	GTH	1:0	Control-Channel	CRC Length		00: 1-bit CRC 01: 5-bit CRC 10: 8-bit CRC 11: Do Not Use					

i2csrc (0x09, 0x0B)

BIT	7	6	6 5 4 3 2 1						0	
Field		I2C_SRC[6:0] RSVD								
Reset		0b 0b								
Access Type			Write, Read Write, Read							
BITFIELD	BITS		DESCRIPT	ΓΙΟΝ		DECODE				
I2C_SRC	7:1		I ² C Address Translator Source: I ² C address 00000000: I ² C write/read address is 0x00, 0000001: I ² C write/read address is 0x02, 000001: I ² C write/read address is 0x02, 0000001: I ² C write/read address is 0x02, 0000001: I ² C write/read address is 0x02, 000000000000000000000000000000000						s 0x02, 0x03 s is	
RSVD	0	Reserved: Do not change from default value 0: Reserved								

14-Bit GMSL Deserializer with Coax or STP Cable Input

i2cdst (0x0A, 0x0C)

BIT	7		6	5	4		3	2	1	0	
Field					I2C_DST[6:0]					RSVD	
Reset					0b					0b	
Access Type					Write, Read					Write, Read	
BITFIELD	BITS		I	DESCRIPTIC	DN				DECODE		
I2C_DST	7:1	¹² C address translator destination: I ² C address translator destination A						0000000: I ² C write/read address is 0x00, 0x01 0000001: I ² C write/read address is 0x02, 0x03 XXXXXXX: I ² C write/read address is XXXXXXX0, XXXXXX1 1111111: I ² C write/read address is 0xFE, 0xFF			
RSVD	0	Rese	rved: Do not	change from	n default value		0: Re	served			
i2cconfig (0x	0D)										
BIT	7		6	5	4		3	2	1	0	
Field	I2C_LOC_	ACK	I2C_SLV	_SH[1:0]	I2C	_MS ⁻	T_BT[2	0]	I2C_SL	/_TO[1:0]	
Reset	0b		01	lb		10	01b 10b				
Access Type	Write, Re	ead	Write,	Read	١	Write	, Read		Write	te, Read	
BITFIELD	BITS		I	DESCRIPTIC	DN				DECODE		
I2C_LOC_ACK	7		-I²C Slave L rd channel is		wledge: When e		 0: Disable local acknowledge when forward channel is not available 1: Enable local acknowledge when forward channel is not available 				
I2C_SLV_SH	6:5		o-I²C Slave S o, hold (typ)	Setup and He	old Time Setting	g:	00: (352, 117)ns 01: (469, 234)ns 10: (938, 352)ns 11: (1406, 469)ns				
I2C_MST_BT	4:2	l ² C-to	to-I²C Master Bit Rate Setting: Min, typ, max.				001: (010: (011: (100: (101: (110: (22.1, 28.3, 33 66.1, 84.7, 99 82, 105, 123) 136, 173, 203)kbps bit rate))kbps bit rate)kbps bit rate		
I2C_SLV_TO	1:0		-to-I ² C Slave Remote-Side leout Setting: Typ				00: 64µs timeout 01: 256µs timeout 10: 1024µs timeout 11: I ² C timeout disabled				

14-Bit GMSL Deserializer with Coax or STP Cable Input

det_thr (0x0E)

<u> </u>	,										
BIT	7	6	5	4	3		2	1	0		
Field			·	DET_T	HR[7:0]						
Reset				00000	0000b						
Access Type				Write,	Read						
BITFIELD	BITS		DESCRIPT	ΓΙΟΝ				DECODE			
DET_THR	7:0	Detected Error tected errors	ors Threshold	: Threshold for	de-	0000	00000: Value is 00001: Value is 1111: Value is 2	1, XXXXXXXX			
filt_track (0x0)F)										
BIT	7	6	5	4	3		2	1	0		
Field	GMSL_IN_ SEL	EN_DE_ FILT	EN_HS_ FILT	EN_VS_ FILT	DE_E	EN	HTRACK	VTRACK	PRBS_ TYPE		
Reset	0b	Ob	0b	0b	0b		0b	0b	1b		
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, F	Read	Write, Read	Write, Read	Write, Read		
BITFIELD	BITS		DESCRIPT	ΓΙΟΝ				DECODE			
GMSL_IN_SEL	. 7	Select GMSL	Input			0: Select IN0+, IN0- 1: Select IN1+, IN1-					
EN_DE_FILT	6	Enable DE GI on DOUT11	itch Filtering:	Enable glitch f	iltering	0: Disable glitch filtering on DOUT11 1: Enable glitch filtering on DOUT11					
EN_HS_FILT	5	Enable HS GI on DOUT12	itch Filtering:	Enable glitch f	iltering	1	-	ering on DOUT ering on DOUT			
EN_VS_FILT	4	Enable VS GI on DOUT13	itch Filtering:	Enable glitch f	Itering		-	ering on DOUT ering on DOUT			
DE_EN	3		DE Processing Enable: Enable processing sepa- 0: Disable processing HS and DE signals DE signals								
HTRACK	2	HS Tracking	Enable		sable HS track nable HS tracki	0					
VTRACK	1	VS Tracking Enable 0: Disable VS tracking 1: Enable VS tracking						0			
PRBS_TYPE	0		PRBS Type Select: PRBS type select (in HIBW mode, set PRBS_TYPE = 0) 0: GMSL default style PRBS test 1: MAX9272 style PRBS								

14-Bit GMSL Deserializer with Coax or STP Cable Input

rceg (0x10)

BIT	7		6	5	4	3		2	4 3 2 1			
Field	RCEO	G_TYPE[1:0]	RCEG_ BOUND		RCEG_ERR_NUM[3:0]				RCEG_EN		
Reset		00b		0b			0001	b		0b		
Access Type	W	rite, Read	k	Write, Read		W	/rite, R	ead		Write, Read		
BITFIEL	D	BITS	DESCRIPTION				DECODE					
RCEG_TYPE		7:6	Revers	Reverse-Channel Generated Error Type			00: Random errors 01: Short burst 1X: Long burst					
RCEG_BOUNI	D	5	ary:	e-Channel Ge e when RCEG		Bound-			ounded to symbole			
RCEG_ERR_N	IUM	4:1	ber of e	mber of RCEG Errors Generated: Num- r of errors generated with each request ective when RCEG_TYPE_ = 0X)			0000: Value is 0. 0001: Value is 1 XXXX 1111: Value is 15					
RCEG_EN		0	Enable	Reverse-Cha	hannel Error Generator 0: Disable reverse-channel e 1: Enable reverse-channel e					•		

rceg2 (0x11)

BIT	7	6	5	4	3	2	1	0
Field		RCEG_ERF	R_RATE[3:0]		RCEG_LO_BST_PRB[1:0] RCEG_LO_BST_LEN			3ST_LEN[1:0]
Reset		111	1b		00b 00b			Db
Access Type		Write,	Read		Write,	Read	Write,	Read

BITFIELD	BITS	DESCRIPTION	DECODE
RCEG_ERR_RATE	7:4	Error-Generation Rate: Error-generation rate in terms of bit time = 2^(RCEG_ERR_ RATE+3). Effective when RCEG_TYPE = 0X)	0000: Rate is 2^-3 0001: Rate is 2^-4 0010: Rate is 2^-5 XXXX: Rate is 2^-(3 + value) 1110: Rate is 2^-17 1111: Rate is 2^-18
RCEG_LO_BST_PRB	3:2	Long-Burst Error Probability: Effective when RCEG_TYPE = 10)	00: 1/1024 01: 1/128 10: 1/32 11: 1/8
RCEG_LO_BST_LEN	1:0	Long-Burst Error Length: Long-burst error length in terms of bit time Effective when RCEG_TYPE = 10)	00: continuous 01: 128 (~150us) 10: 8192 (~9.83ms) 11: 1048576 (~1.26s)

14-Bit GMSL Deserializer with Coax or STP Cable Input

line_crc (0x12)

BIT	7			6	5	4	3		2	1	0
Field	UNDEF BST_DE EN			_CRC_ R_EN	LINE_CRC_LOC[1:0]		LINE_CRC_ EN		DIS_ RWAKE	MAX_RT_ ERR_EN	RCEG_ ERR_PER_ EN
Reset	0b			1b	01b		0b		0b	1b	0b
Access Type	Write, Re	ad	Write	e, Read	Write,	Write, Read Write, F		ead	Write, Read	Write, Read	Write, Read
BITFIEI	_D	Bľ	TS	DESCRIPTION DECODE							
UNDERBST_D	DET_EN	7	7	Underboost-Detection Enable: Allow underboost detection driving ERRORB pin 0: Disable underboost detection driving ERROR pin 1: Enable underboost detection driving ERRORB pin 1: Enable underboost detection driving ERROR pin						J.	
CC_CRC_ERF	R_EN	6	6	Control-Channel CRC ERR Enable: Enable reporting of (CC_CRC_ERR_CNT -> 0) on the ERRB pin					0: Disable reporting of errors on ERRB 1: Enable reporting of errors on ERRB		
LINE_CRC_LC)C	5:	:4	Video-L	ine CRC Inse	rtion Location		00: [14] 01: [58] 10: [912] 11: [1316]			
LINE_CRC_EN	1	3	3	Video-L	ine CRC Enal	ble			isable video-li nable video-lir		
DIS_RWAKE		2	2	Disable	Remote Wak	e-up			nable remote isable remote	•	
MAX_RT_ERR	EN	1	1	Enable Reflection of Maximum Retransmission0: Disable maximum retransmission ersion Error: Enable reflection of maximum retransmission error on the ERRORB pin0: Disable maximum retransmission er1: Enable maximum retransmission er1: Enable maximum retransmission er							
RCEG_ERR_F	PER_EN	C)		c Error-Gener CEG_TYPE =	ation Enable: 0X)	Effective			c-error generat c-error generate	

14-Bit GMSL Deserializer with Coax or STP Cable Input

ewm (0x13)

BIT	7	6		5	4	3	2	1	0	
Field	EWM_EN	EWM_F MOE				VM_MIN_THR[4:0]				
Reset	1b	1b)	0b			01101b			
Access Type	Write, Read	Write, I	Read	Write 1 to Set, Read	Write, Read					
BITFIE	LD	BITS		DES	SCRIPTION		DECODE			
EWM_EN		7	Eye-	Width Monitor	Enable		0: Disable eye-width monitor 1: Enable eye-width monitor			
EWM_PER_M	ODE	6	Eye-'	Width Monitor	· Periodic Mod	e Select	0: Set eye-wid odic mode 1: Set eye-wid mode			
EWM_MAN_T	RG_REQ	5 edge of this register triggers eye-width monitor 1: Write 1 to this b			edge of this register triggers eye-width monitor			0: Do not trigger eye-width monitor. 1: Write 1 to this bit to manually trigger th eye-width monitor		
EWM_MIN_THR 4:0 Eye-Width Minimum Threshold: Eye-width minimum threshold for flagging ERRORB pin flags ERROR pin 00000: Eye-width threshold is d XXXXX: (EWM_MIN_THR/64)%										

aeq (0x14)

BIT	7	6	5	4	3	2	1	0		
Field	AEQ_EN	AEQ_PER_ MODE	AEQ_MAN_ TRG_REQ	EWM_PER_THR[4:0]						
Reset	1b	0b	0b			00000b				
Access Type	Write, Read	Write, Read	Write 1 to Set, Read	Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
AEQ_EN	7	Adaptive Equalization Enable: Enable adaptive equalization	0: Disable AEQ 1: Enable AEQ
AEQ_PER_MODE	6	Adaptive Equalization Periodic Mode Select	0: Set AEQ to use nonperiodic mode1: Set AEQ to use periodic mode
AEQ_MAN_TRG_REQ	5	Adaptive Equalization Manual Fine-Tune Request: Rising edge of this register triggers AEQ fine tuning when not in periodic mode	0: Do not trigger AEQ fine tuning1: Write 1 to this bit to manually trigger the AEQ fine tuning
EWM_PER_THR	4:0	Eye-Width Trigger Threshold: Eye-width threshold to trigger a fine tune operation	00000: Eye-opening threshold is disabled 10000: 50% open-eye triggers fine-tune operation OTHER: Do Not Use

14-Bit GMSL Deserializer with Coax or STP Cable Input

BIT	7	6	5	4	3	2	1	0	
Field				DET_E	RR[7:0]	1		1	
Reset					XXXXb				
Access Type				Read	Only				
BITFIELD	BITS		DESCRIP	TION			DECODE		
			_	-		00000000: Value	is 0		
DET_ERR	7:0	Detected Erro	r Counter			00000001: Value is 1			
-						XXXXXXXX 11111111: Value is 255.			
orbs_err (0x1	6)						3 200.		
BIT	7	6	5	4	3	2	1	0	
Field		0	v	-	ERR[7:0]		•	v	
Reset					XXXXb				
Access Type					Only				
BITFIELD	BITS		DESCRIP				DECODE		
BITTLED	Billo		DEGOI			00000000: Value			
	7:0	PRBS Error C	ountor			00000001: Value	is 1		
PRBS_ERR	7:0	PRBS EITOR C	bunter			xxxxxxx			
						11111111: Value is 255			
f (0x17)					1	I			
BIT	7	6	5	4	3	2	1	0	
Field	RSVD	MAX_RT_ ERR	PRBS_OK	GPI_IN	Lf	.F_NEG[1:0] LF_POS[1:0]			
Reset	Xb	Xb	Xb	Xb		XXb	2	XXb	
Access Type	Read Only	Read Clears All	Read Only	Read Only	F	Read Only	Rea	ad Only	
BITFIELD	BITS		DESCRIP	TION			DECODE		
RSVD	7	Reserved: Do	not change fro	m default value	9	X: Reserved			
		Maximum Ret				0: No control-cha	nnel retransm	ission error	
MAX_RT_ERR	6	packet control		aximum retrans	smission	1: Control-chann	el retransmissi	ion maximum	
		limit; cleared w		72 composible		limit reached	44¥0072	natible DDDC	
		PRBS OK: MA test for link is te				0: No MAX9271/ test completed	MAX9273-COM	patible PRBS	
PRBS_OK	5	register for the		•	_	1: MAX9271/MA	X9273-compat	ible PRBS tes	
		PRBS_ERR re	gisters			completed norma	ally		
GPI IN	4	GPI Pin Level				0: GPI is input lo			
	· ·	0				1: GPI is input hi	-		
		Line Fault: Lin	e-fault status o	of the indicated	input	00: Short to batte	-		
LF_NEG	3:2	LF_POS -> LMN0 LF_POS -> LMN0 LF_POS -> LMN0							
		LF_NEG -> LMN1 11: Open cable detected							
		Line Fault: Lin	e-fault status d	of the indicated	input	00: Short to batte			
LF_POS	1:0	Line Fault: Line-fault status of the indicated input LF_POS -> LMN0				01: Short to grou			
		LF_NEG -> LM				10: No faults detected			
	1					11: Open cable detected			

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_18 (0x18)

BIT	7		6	5	4	3	2	1	0			
Field				<u> </u>	RSVI	D[7:0]						
Reset					XXXX	<xxxb< th=""><th></th><th></th><th></th></xxxb<>						
Access Type		Read Only										
BITFIELD	BITS			DESCRIPTIO	N		[ECODE				
RSVD	7:0	Rese	erved: Do not change from default value XXXXXXXX: Reserved									
cc_crc_errcr	nt (0x19)	Jx19)										
BIT	7		6	5	4	3	2	1	0			
Field					CC_CRC_E	RRCNT[7:0]					
Reset					XXXXX	XXXb						
Access Type					Read	Only						
BITFIELD)	BITS		DESCI	RIPTION			DECODE				
CC_CRC_ERF	RCNT	7:0	Packet-Ba Counter	Packet-Based Control-Channel CRC Error Counter				00000000: Value is 0 00000001: Value is 1 XXXXXXXX 1111111: Value is 255				
rceg_err_cnt	(0x1A)											
BIT	7		6	5	4	3	2	1	0			

ы		'	0	5	4	5	_		0		
Field					RCEG_ER	R_CNT[7:0]					
Reset		XXXXXXXb									
Access Type		Read Only									
BITFIELD		BITS DESCRIPTION DECODE									
RCEG_ERR_C	NT	7:0	Control-C	hannel Numbo	er of Generate	d Errors	DECODE 000000000: Value is 0 00000001: Value is 1. XXXXXXXX 11111111: Value is 255				

14-Bit GMSL Deserializer with Coax or STP Cable Input

i2csel (0x1B)

BIT	7	6	5	4	3		2	1	0
Field	RSVD	RSVD	RSVD	RSVD	I2CS	SEL	LINE_CRC_ ERR	RSVD	RSVD
Reset	0b	0b	0b 0b 0b Xb Xb Xb				Xb	Xb	
Access Type	Write, Read	Write, Read	e, Read Write, Read Write, Read Read Only Read Clears All Read Only					Read Only	Read Only
BITFIELD	BITS		DESCRIP	TION			[DECODE	
RSVD	7	Reserved:	Do not change	from default va	alue	0: Reserved			
RSVD	6	Reserved:	Do not change	from default va	alue	0: Re	served		
RSVD	5	Reserved:	Do not change	from default va	alue	0: Reserved			
RSVD	4	Reserved:	Do not change	from default va	alue	0: Reserved			
I2CSEL	3	I2CSEL Pin	Level: Detect	ed I2CSEL pin	level	0: Low-I2CSEL pin detected (UART) 1: High-I2CSEL pin detected (I2C)			
LINE_CRC_ ERR	2		0	if received vide tched; cleared			line CRC error e CRC error de		
RSVD	1	Reserved:	eserved: Do not change from default value X: Reserved						
RSVD	0	Reserved:	Do not change	from default va	alue	X: Re	served		

ewm_eye_width (0x1C)

BIT	7	6	5	4	3	2	1	0		
Field	RSVD	RSVD	EOM_EYE_WIDTH[5:0]							
Reset	0b	0b		XXXXXb						
Access Type	Write, Read	Write, Read		Read Only						
	BITE		DESCRIPTION							

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved: Do not change from default value	0: Reserved
RSVD	6	Reserved: Do not change from default value	0: Reserved
EOM_EYE_WIDTH	5:0	Measured Eye Opening: Opening width = EOM_EYE_WIDTH / 63 * 100%	000000: Width is 0% 000001: Width is 1/63 x 100% 111111: Width is 63/63 x 100%

14-Bit GMSL Deserializer with Coax or STP Cable Input

aeq_bst (0x1D)

BIT	7			6	5	4	3	2	1	0	
Field	RSVI)	RS	SVD	RSVD	UNDER- BOOST_ DET	AEQ_BST[3:0]				
Reset	0b		(0b 0b Xb			XX	XXb			
Access Type	Write, R	ead	Write	, Read	Write, Read	Read Only		Read	d Only		
BITFIEL	.D	Bľ	TS		DES	CRIPTION			DECODE		
RSVD		7	7	Reserv	ed: Do not cha	inge from defa	ult value	0: Reserved			
RSVD		6	6	Reserv	ed: Do not cha	ange from defa	ult value	0: Reserved			
RSVD		5	5	Reserv	ed: Do not cha	ange from defa	0: Reserved	0: Reserved			
UNDERBOOS	T_DET	4	1	Underboost Detected: '1' indicates that an underboost is detected when the AEQ is at the maximum setting					0: Normal operation 1: Underboost (at maximum AEQ gain)		
AEQ_BST		3:	:0	adaptiv	ve Equalizer B e equalizer valı 750MHz			0000: 1.6dB 0001: 2.1dB 0010: 2.8dB 0010: 2.8dB 0100: 4.3dB 0101: 5.2dB 0110: 6.3dB 0111: 7.3dB 1000: 8.5dB 1001: 9.7dB 1010: 11dB 1011: 12.2dB 11XX: Reser	EQ setting EQ setting		

id (0x1E)

				· · · · · · · · · · · · · · · · · · ·	r		1			
BIT	7	e	5	4	3	2	1	0		
Field		ID[7:0]								
Reset		XXXXXXb								
Access Type		Read Only								
BITFIEL	D	BITS DESCRIPTION DECODE								
ID		7.0	Device ID: 8-bit va device attached	alue depends on th	ne GMSL	01001010: MAX96706 01001100: MAX96708				

14-Bit GMSL Deserializer with Coax or STP Cable Input

revision (0x1F)

BIT	7	6	5	4	3	3 2 1 0				
Field	RSVD	RSVD	RSVD RSVD HDCPCAP			REVISION[3:0]				
Reset	0b	0b	0b	Xb		XXXXb				
Access Type	Write, Read	Write, Read	Write, Read	Read Only		Read Only				
BITFIELD	BITS		DESCRIPTION DECODE							
RSVD	7	Reserved: Do not change from default value			e 0: Reserved					
RSVD	6	Reserved: Do not change from default value			e 0	0: Reserved				
RSVD	5	Reserved: Do	Reserved: Do not change from default value			Reserved				
HDCPCAP	4	HDCP Capabi	DCP Capability: '1' = HDCP capable			0: Device does not have HDCP 1: Device is HDCP capable				
REVISION	3:0	Device Revisi	on		0000: Value is 0 0001: Value is 1 1111: Value is 15					

crcvalue (0x20 to 0x23)

BIT	7	6	5	4	3	2	1	0				
Field		CRCVALUE[7:0]										
Reset		XXXXXXb										
Access Type				Read	Only							
BITFIELD	BITS	BITS DESCRIPTION DECODE										
		CRC Value: CRC output for latest line; 00000000: Value is 0										

CRC Value: CRC output for latest line; CRCVALUE 7:0 CRC_VALUE_3 to CRC_VALUE_0 represents CRC[31:0].	00000000: Value is 0 00000001: Value is 1 11111111: Value is 255
--	--

crossbar (0x65 to 0x6B)

BIT	7	6	5	4	3	2	1	0	
Field		CROSSB	AR_N[3:0]		CROSSBAR_N+1[3:0]				
Reset		XXX	XXb		XXXXb				
Access Type		Write,	Read			Write,	Read		

BITFIELD	BITS	DESCRIPTION	DECODE
CROSSBAR_N	7:4	Crossbar Setting: CROSSBAR selects the interna signal to connect to the output pin, DOUT Register crossbar_(N) contains settings for two outputs, with CROSSBAR_(N) at D[7:4] and CROSSBAR_(N+1) at D[3:0]. Default settings for CROSSBAR(N) connects internal signal D(N) to its respective DOUT(N) pin.	0000: Connect D0 to output 0001: Connect D1 to output :: : 1101: Connect D13 to output 1110: Force output low 1111: Force output high
CROSSBAR_N+1	3:0	Crossbar Setting: CROSSBAR selects the internal signal to connect to the output pin, DOUT Register crossbar_(N) contains settings for two outputs, with CROSSBAR_(N) at D[7:4] and CROSSBAR_(N+1) at D[3:0]. Default settings for CROSSBAR(N) connects internal signal D(N) to its respective DOUT(N) pin.	0000: Connect D0 to output 0001: Connect D1 to output :: : 1101: Connect D13 to output 1110: Force output low 1111: Force output high

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_96 (0x96)

BIT	7	6	5	4		3	2	1	0		
Field	F	SVD[1:0]	RSV	D[1:0]	F	RSVD	RSVD	RSVD	RSVD		
Reset		01b	0	1b		0b	0b	0b	1b		
Access Type	e V	rite, Read	Write,	Read	Wri	te, Read	Write, Read	Write, Read	Write, Read		
BITFIELD	BITS		DESCRIPTIO	N			DECODE				
RSVD	7:6	Reserved: Do no	ot change from	default value		01: Res	erved				
RSVD	5:4	Reserved: Do no	ot change from	default value		01: Res	erved				
RSVD	3	Reserved: Do no	ot change from	default value		0: Rese	rved				
RSVD	2	Reserved: Do no	ot change from	default value		0: Rese	rved				
RSVD	1	Reserved: Do no	ot change from	default value		0: Rese	rved				
RSVD	0	Reserved: Do no	ot change from	default value		1: Rese	rved				
rev_fast (0)	k97)										
BIT	7	6	5	4		3	2	1	0		
Field	REV_FA	ST RSVD				RSVI	D[5:0]				
Reset	0b	Ob				100	010b				
Access Type	e Write, Re	ad Write, Read				Write,	Read				
BITFIELD	BITS		DESCRIPTIO	N			D	ECODE			
REV_ FAST	7	Reverse-Channe	el Fast Mode			0: Disable reverse-channel fast mode 1: Enable reverse-channel fast mode					
RSVD	6	Reserved: Do no	ot change from	default value		0: Reserved					
RSVD	5:0	Reserved: Do no	ot change from	default value		100010:	Reserved				
rsvd_98 (0)	(98)										
BIT	7	6	5	4		3	2	1	0		
Field	RSVD	RSVD				RSVI	D[5:0]				
Reset	1b	0b				0110	010b				
Access Type	e Write, Re	ad Write, Read	Write, Read								
BITFIELD	BITS		DESCRIPTION DECODE								
RSVD	7	Reserved: Do no	ot change from	default value		1: Reserved					
RSVD	6	Reserved: Do no	ot change from	default value		0: Reserved					
RSVD	5:0	Reserved: Do no	ot change from	default value		011010:	Reserved				

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_99 (0x99)

BIT	7	6	6 5 4 3 2 1						0	
Field	RSVD	RSVD	RSVD	RSVD	F	RSVD	RSVD	RSVD	RSVD	
Reset	0b	1b	0b	0b		0b	0b	0b	0b	
Access Type	e Write, Re	ad Write, Read	Write, Read	Write, Read	Writ	ite, Read Write, Read Write, Read Write, Rea				
BITFIELD	BITS		DESCRIPTIO	N		D	ECODE			
RSVD	7	Reserved: Do no	ot change from	default value		0: Rese	rved			
RSVD	6	Reserved: Do no	ot change from	default value		1: Rese	rved			
RSVD	5	Reserved: Do no	ot change from	default value		0: Rese	rved			
RSVD	4	Reserved: Do no	ot change from	default value		0: Rese	rved			
RSVD	3	Reserved: Do no	ot change from	default value	0: Rese	rved				
RSVD	2	Reserved: Do no	ot change from	default value	0: Reserved					
RSVD	1	Reserved: Do no	ot change from	default value		0: Rese	rved			
RSVD	0	Reserved: Do no	ot change from	default value		0: Rese	rved			
rsvd_9a (0x	(9A)									
BIT	7	6	5	4		3	2	1	0	
Field	RSVD	RSVD	RSVI	D[1:0]		RSVD[2:0] RSVD				
Reset	0b	Ob	10	0b			010b		0b	
Access Type	e Write, Re	ad Write, Read	Write,	Read			Write, Read		Write, Read	
BITFIELD	BITS		DESCRIPTIO	N			D	ECODE		
RSVD	7	Reserved: Do no		0: Rese	rved					
RSVD	6	Reserved: Do no		0: Reserved						
RSVD	5:4	Reserved: Do no		10: Res	erved					
RSVD	3:1	Reserved: Do no	ot change from	default value		010: Re	served			
RSVD	0	Reserved: Do no	ot change from	default value		0: Rese	rved			

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_9b (0x9B)

BIT	7	6	5	4	4 3 2		2	1	0		
Field	RSVD	RSV	D[1:0]		RSVD[2:0]		RSVD[2:0] RSVI		D[1:0]		
Reset	0b	0	1b		001b			10b			
Access Typ	e Write, Re	ead Write	Read	Write, Read				Write, Read			
BITFIELD	BITS		DESCRIPTIO	N		DECODE					
RSVD	7	Reserved: Do no	t change from	default value		0: Reser	ved				
RSVD	6:5	Reserved: Do no	t change from	default value		01: Rese	erved				
RSVD	4:2	Reserved: Do no	Reserved: Do not change from default value					001: Reserved			
RSVD	1:0	Reserved: Do no	t change from	default value		10: Rese	erved				

rsvd_9c (0x9C)

BIT	7	6	5	4	3	3 2 1				
Field	RSVD	RSV	D[1:0]	RSVD		RSVD[3:0]				
Reset	0b	1	10b 1b 0100b		0100b					
Access Type	e Write, Re	ead Write	Write, Read		Write, Read					
BITFIELD	BITS		DESCRIPTIO	N		DECODE				
RSVD	7	Reserved: Do no	t change from	default value	0: Rese	0: Reserved				
RSVD	6:5	Reserved: Do no	t change from	default value	10: Res	10: Reserved				
RSVD	4	Reserved: Do no	Reserved: Do not change from default value				1: Reserved			
RSVD	3:0	Reserved: Do no	t change from	default value	0100: Reserved					

rsvd_9d (0x9D)

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	RSVD	SOFT_PD	RSVD	RSVD	RSVD
Reset	0b	0b	1b	01b	0b	0b	0b	0b
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write 1 to Set, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved: Do not change from default value	0: Reserved
RSVD	6	Reserved: Do not change from default value	0: Reserved
RSVD	5	Reserved: Do not change from default value	1: Reserved
RSVD	4	Reserved: Do not change from default value	01: Reserved
SOFT_PD	3	Reserved: Do not change from default value	0: Normal operation 1: Reset the device
RSVD	2	Reserved: Do not change from default value	0: Reserved
RSVD	1	Reserved: Do not change from default value	0: Reserved
RSVD	0	Reserved: Do not change from default value	0: Reserved

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_9e (0x9E)

BIT	7		6 5 4			3	2	1	0		
Field	RSVE)	RSVD[1:0] RSV			/D[2:0]		RSVD	RSVD		
Reset	1b		10	b		0	010b 0b			0b	
Access Typ	e Write, R	ead	Write,	Read	Write, Read V				Write, Read	Write, Read	
BITFIELD	BITS		DESCRIPTION					DECODE			
RSVD	7	Rese	erved: Do not	change from	default value		1: Reser	ved			
RSVD	6:5	Rese	erved: Do not	change from	default value		10: Reserved				
RSVD	4:2	Rese	rved: Do not	change from	default value		010: Reserved				
RSVD	1	Rese	Reserved: Do not change from default value				0: Reserved				
RSVD	0	Rese	erved: Do not	change from	default value		0: Reser	ved			

rsvd_9f (0x9F)

BIT	7	6	5	4		3	2	1	0	
Field	RSVD	RSVD	RSVD	RSVD RSVD			HPFTUNE[1:0]		RSVD	
Reset	0b	0b	0b	0b	0b 0b 01b			0b		
Access Type	Write, Re	ad Write, Read	Write, Read	Write, Read	Writ	e, Read	Write,	Read	Write, Read	
BITFIELD	BITS		DESCRIPTIO	N	DECODE					
RSVD	7	Reserved: Do no	t change from	default value		0: Reserved				
RSVD	6	Reserved: Do no	t change from	default value		0: Reser	rved			
RSVD	5	Reserved: Do no	t change from	default value		0: Reser	rved			
RSVD	4	Reserved: Do no	t change from	default value		0: Reserved				
RSVD	3	Reserved: Do no	t change from	default value		0: Reserved				
HPFTUNE	2:1	Equalizer High-F	01: 3.75 10: 2.5№	1Hz cutoff frequ MHz cutoff frequ 1Hz cutoff frequ MHz cutoff freq	luency lency					
RSVD	0	Reserved: Do no	t change from	default value		0: Reserved				

rsvd_a0 (0xA0)

BIT	7	6	5	5 4		2	1	0		
Field	RSVD	RSVD	RSVD[1:0]			RSVD[3:0]				
Reset	1b	0b	10b			1110b				
Access Type	Write, Re	ad Write, Read	Write	, Read		Write, Read				
BITFIELD	BITS		DESCRIPTIO	N		D	ECODE			
	7	Decembed: De no	t change from	defeult volue	1. Dooo	miad				

	-		
RSVD	7	Reserved: Do not change from default value	1: Reserved
RSVD	6	Reserved: Do not change from default value	0: Reserved
RSVD	5:4	Reserved: Do not change from default value	10: Reserved
RSVD	3:0	Reserved: Do not change from default value	1110: Reserved

14-Bit GMSL Deserializer with Coax or STP Cable Input

BIT	7	6	5	4		3	2	1	0			
Field		RSVD[2:0]	I				RSVD[4:0]					
Reset		010b			00100b							
Access Type)	Write, Read				Write, Read						
BITFIELD	BITS		DESCRIPTIO	N			DE	CODE				
RSVD	7:5	Reserved: Do no	t change from	default value	ault value 010: Reserved							
RSVD	4:0	Reserved: Do no	t change from	default value		00100: F	Reserved					
svd_a2 (0x	(A2)											
BIT	7	6	5	4 3 2 1 0								
Field				RSVI	D[7:0]]			•			
Reset				00100	0000b	D						
Access Type)	Write, Read										
BITFIELD	BITS		DESCRIPTIO	N		DECODE						
RSVD	7:0	Reserved: Do no	t change from	default value		001000	00: Reserved					
svd_a3 (0x	(A3)	3)										
BIT	7	6	5	4		3	2	1	0			
Field		RSVI	D[3:0]				RSVI	D[3:0]				
Reset		011	10b				101	1b				
Access Type	•	Write,	Read				Write,	Read				
BITFIELD	BITS		DESCRIPTIO	N		DECODE						
RSVD	7:4	Reserved: Do no	t change from	default value 0110: Reserved								
RSVD	3:0	Reserved: Do no	t change from	default value 1011: Reserved								
svd_a4 (0x	(A4)											
BIT	7	6	5	4		3	2	1	0			
Field		RSVD[2:0]		RSVD	F	RSVD	RSVD	RSV	′D[1:0]			
Reset		101b		1b		0b	1b	C)1b			
Access Type)	Write, Read		Write, Read	Writ	te, Read	Write, Read	Write	, Read			
BITFIELD	BITS		DESCRIPTIO	N			DE	CODE				
RSVD	7:5	Reserved: Do no	t change from	default value		101: Re	served					
RSVD	4	Reserved: Do no	t change from	default value		1: Rese	rved					
RSVD	3	Reserved: Do no	t change from	default value		0: Resei	rved					
RSVD	2	Reserved: Do no	-			1: Rese	rved					
RSVD	1:0	Reserved: Do no	t change from	default value		01: Res	erved					

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_a5 (0xA5)

RSVI 01					
01	1b				
Write, Read Write, Read Write, Re					
DECODE					
1100: Reserved					
11: Reserved					
Reserved: Do not change from default value 01: Reserved					
;0					

rsvd_a6 (0xA6)

BIT	7	6	5	4	3	3 2 1		0
Field	RSVD	RSVD	RSVD	RSVD	RSV	RSVD[1:0] RSVD[1:0]		D[1:0]
Reset	0b	0b	0b	0b	0	00b		1b
Access Typ	e Write, Re	ead Write, Read	Write, Read	Write, Read	Write	Write, Read Write, Re		Read
BITFIELD	BITS		DESCRIPTION DECODE					
RSVD	7	Reserved: Do no	Reserved: Do not change from default value 0: Reserved					
RSVD	6	Reserved: Do no	t change from	default value	0: Rese	rved		
RSVD	5	Reserved: Do no	t change from	default value	0: Rese	rved		
RSVD	4	Reserved: Do no	t change from	default value	0: Rese	rved		
RSVD	3:2	Reserved: Do no	erved: Do not change from default value 00: Reserved					
RSVD	1:0	Reserved: Do no	t change from	default value	alue 01: Reserved			

rsvd_c9 (0xC9)

BIT	7	6	5	4	3	2	1	0		
Field		RSVD[7:0]								
Reset		XXXXXXXb								
Access Typ	e	Read Only								
BITFIELD	BITS	TS DESCRIPTION DECODE								
RSVD	7:0	Reserved: Do no	t change from	default value	XXX: Reserved	b				

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_ca (0xCA)

BIT	7	6	5	4		3	2	1	0	
Field	RSVD	RSVD	RSVD	RSVI	D[1:0]]	RSVD	RSVD	RSVD	
Reset	Ob	Xb	Xb	X	Хb		Xb	Xb	Xb	
Access Type	Write, Re	ead Read Only	Read Only	Read	Only	/	Read Only	Read Only	Read Only	
BITFIELD	BITS		DESCRIPTIO	N		DECODE				
RSVD	7	Reserved: Do no	ot change from		0: Rese	rved				
RSVD	6	Reserved: Do no	ot change from	default value		X: Rese	rved			
RSVD	5	Reserved: Do no	ot change from	default value		X: Rese	rved			
RSVD	4:3	Reserved: Do no	ot change from	default value		XX: Res	erved			
RSVD	2	Reserved: Do no	ot change from	default value		X: Rese	rved			
RSVD	1	Reserved: Do no	ot change from	default value		X: Rese	rved			
RSVD	0	Reserved: Do no	served: Do not change from default value X: Reserved							
cc_locked (0xCB)									
BIT	7	6	6 5 4 3 2 1				1	0		
Field	RSVD	RSVD	RSVD RSVD RSVD CC_ WBLOCK				REM_ CCLOCK	CC_ WBLOCK_ LOST	RSVD	
Reset	Xb	Xb	Xb	Xb		Xb	Xb	Xb	0b	
Access Type	Read Or	nly Read Only	Read Only	Read Only	Re	ad Only	Read Only	Read Only	Write, Read	
BITFIELD	BITS		DESCRIPTIO	N		DECODE				
RSVD	7	Reserved: Do no	ot change from	default value		X: Rese	rved			
RSVD	6	Reserved: Do no	ot change from	default value		X: Rese	rved			
RSVD	5	Reserved: Do no	ot change from	default value		X: Rese	rved			
RSVD	4	Reserved: Do no	ot change from	default value		X: Rese	rved			
CC_ WBLOCK	3	Control-Channe indicates locked.	I Word Bound	ary Locked: '1'			ol-channel wor ol-channel wor			
REM_ CCLOCK	2	Remote-Side CO side CC locked.	Cocked: '1' in	dicates remote			ote-side control ote-side control			
CC_ WBLOCK_ LOST	1	when reverse co	 brd-Boundary Lock Lost: This bit is set to 1 channel word boundary loses channel word boundary loses channel word boundary loses control-channel word boundary lost loce 					t lock.		
RSVD	0	Reserved: Do no	ot change from	default value		0: Resei	rved			

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_cc (0xCC)

				·			r			
BIT	7	6	5	4		3	2	1	0	
Field	RSVD				RS	VD[6:0]				
Reset	0b				XXX	<xxxxb< td=""><td></td><td></td><td></td></xxxxb<>				
Access Type	e Write, Re	ad			Rea	ad Only				
BITFIELD	BITS		DESCRIPTIO	N			D	ECODE		
RSVD	7	Reserved: Do no	t change from	default value		0: Reserved				
RSVD	6:0	Reserved: Do no	t change from	default value		XXXXX	XX: Reserved			
svd_cd (0>	(CD)									
BIT	7	6	5	4		3 2 1				
Field	RSVD				RS	VD[6:0]				
Reset	0b				XXX	(XXXXb				
Access Type	Write, Re	ad			Rea	ead Only				
BITFIELD	BITS		DESCRIPTIO	N			D	ECODE		
RSVD	7	Reserved: Do no	erved: Do not change from default value				rved			
RSVD	6:0	Reserved: Do no	t change from	default value		XXXXX	XX: Reserved			
rsvd_fd (0x	FD)									
BIT	7	6	5	4		3	2	1	0	
Field				RSVI	D[7:0]					
Reset				0	b					
Access Type	9			Write,	Read	b				
BITFIELD	BITS		DESCRIPTIO	N			D	ECODE		
RSVD	7:0	Reserved: Do no	t change from	default value		0: Rese	rved			
rsvd_fe (0x	FE)									
BIT	7	6	5	4		3	2	1	0	
Field		RSV	D[3:0]				RSV	D[3:0]		
Reset		C)b				()b		
Access Type	•	Write,	, Read				Write	, Read		
BITFIELD	BITS		DESCRIPTIO	N		DECODE				
RSVD	7:4	Reserved: Do no	t change from	default value		0: Reserved				
RSVD	3:0	Reserved: Do no	t change from	default value		0: Rese	rved			
I										

14-Bit GMSL Deserializer with Coax or STP Cable Input

rsvd_ff (0xFF)

BIT	7	6	5	4	3	3 2 1 0			
Field	RSVD	RSVD	RSVD	RSVD	RSVD[3:0]				
Reset	0b	0b	0b	0b	XXXXb				
Access Typ	e Write, Re	ead Write, Read	Write, Read	Write, Read	Read Only				
BITFIELD	BITS		DESCRIPTIO	DN DECODE					
RSVD	7	Reserved: Do no	ot change from	default value	0: Rese	rved			
RSVD	6	Reserved: Do no	ot change from	default value	0: Rese	rved			
RSVD	5	Reserved: Do no	ot change from	default value	0: Rese	rved			
RSVD	4	Reserved: Do no	Reserved: Do not change from default value 0: Reserved						
RSVD	3:0	Reserved: Do no	ot change from	default value	XXXX: I	Reserved			

14-Bit GMSL Deserializer with Coax or STP Cable Input

Applications Information

Parallel Interface

The CMOS parallel-interface data width is programmable and depends on the application. Using a larger width (BWS = 1) results in a lower-pixel clock rate, while a smaller width (BWS = 0) allows a higher-pixel clock rate.

Bus Data Width

The bus data width depends on the selected modes. The available bus width is less when using error detection or when in double mode (DBL = 1). Table 3 shows the available bit widths and default mapping for various modes.

Table 3. Output-Data Width Selection

F	REGIS	TER BI	SETTI	NGS	
DBL	BWS	HIBW	PXL_ CRC	HVEN	OUTPUT MAPPING
1	1	_	1	1	DOUT11:0, HS, VS
1	1	_	1	0	DOUT11:0
1	1	_	0	1	DOUT11:0*, HS, VS
1	1	_	0	0	DOUT13:0*
1	0	1	1		DOUT8:0, HS, VS
1	0	1	0	—	DOUT11:0, HS, VS
1	0	0	1	1	DOUT7:0, HS, VS
1	0	0	1	0	DOUT7:0
1	0	0	0	1	DOUT10:0, HS, VS
1	0	0	0	0	DOUT10:0
0	1	—	1	1	DOUT11:0*, HS, VS
0	1	—	1	0	DOUT13:0*
0	1	—	0	1	DOUT11:0*, HS, VS
0	1	—	0	0	DOUT13:0*
0	0	1	_		DOUT11:0*, HS, VS
0	0	0	1	1	DOUT11:0*, HS, VS
0	0	0	1	0	DOUT13:0*
0	0	0	0	1	DOUT11:0*, HS, VS
0	0	0	0	0	DOUT13:0*

*The bit width is limited by the number of available outputs.

Bus Data Rates

The bus data rate depends on the settings BWS and DBL. <u>Table 4</u> lists the available PCLK rates available for different bus-width settings. For lower PCLK rates, set DBL = 0 (if DBL = 1 in both the serializer and deserializer).

Crossbar Switch

By default, the crossbar switch connects the serializer input pins DIN_ and HS/VS (when HV encoding is used) to the corresponding deserializer output pins DOUT_ and HS/VS when DBL of the serializer and deserializer match. When there is a DBL mismatch use Tables 5 - 7 to map the serial bits to the crossbar inputs. Reprogram the crossbar switch when changing the output pin assignments.

Crossbar Switch Programming

Each output pin can be assigned any of the 14 DOUT signals. Multiple outputs can share the same input. To force an output low, and ignore the input, set CROSSBAR_ bit = 1110. To force an output high set CROSSBAR_ = 1111.

Recommended Crossbar Switch Programming Procedure

The following procedure programs the crossbar switch to reassign input/output pin locations:

- 1) For the crossbar output equivalent of DOUT0 (XBO0) select which pin to map (e.g., DOUT4 -> XBI4).
- 2) Set the crossbar bits (CROSSBAR0) to the desired selected mapped input (e.g., CROSSBAR0 = 0100).
- 3) Repeat for the other crossbar outputs.

Table 4. Data-Rate Selection Table

DRS	DBL	BWS	HIBW	PCLK RANGE (MHZ)
0	1	1	0	25 to 87
0	1	0	0	33.3 to 116
0	1	0	1	73.3 to 116
0	0	1	0	12.5 to 43.5
0	0	0	0	16.7 to 58
0	0	0	1	36.7 to 58
1*	0	1	0	6.25 to 12.5
1*	0	0	0	8.33 to 16.7

*Use DRS = 1 with legacy devices only (MAX92XX).

14-Bit GMSL Deserializer with Coax or STP Cable Input

BIT SETTING				OUTPUT BITS (FIRST WORD)																
DB	HV	BW	HB	CR	DE	SC*	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13
0	0	Х	0	Х	0	1	0	1	2	3	4	5	6	7	8	9	10	11	14	15
0	0	Х	0	Х	1	1	0	1	2	3	4	5	6	7	8	9	10	13	14	15
0	0	Х	0	Х	Х	2	0	1	2	3	4	5	6	7	8	9	10	11	12	13
0	1	Х	0	Х	1	1	0	1	2	3	4	5	6	7	8	9	10	13	н	V
0	1	Х	0	Х	1	2	0	1	2	3	4	5	6	7	8	9	10	11	н	V
0	1	Х	0	Х	0	1,2	0	1	2	3	4	5	6	7	8	9	10	11	Н	V
0	0	0	1	Х	0	0	0	1	2	3	4	5	6	7	8	9	10	11	Н	V
0	0	0	1	Х	1	0	0	1	2	3	4	5	6	7	8	9	10	D	Н	V
1	0	0	0	0	Х	3	0	1	2	3	4	5	6	7	8	9	10	Z	Z	Z
1	0	0	0	1	Х	3	0	1	2	3	4	5	6	7	Z	Z	Z	Z	Z	Z
1	0	1	0	0	Х	3	0	1	2	3	4	5	6	7	8	9	10	11	12	13
1	0	1	0	1	Х	3	0	1	2	3	4	5	6	7	8	9	10	11	Z	Z
1	1	0	0	0	0	1,2	0	1	2	3	4	5	6	7	8	9	10	Z	HL	VL
1	1	0	0	0	1	1,2	0	1	2	3	4	5	6	7	8	9	Z	10	HL	VL
1	1	0	0	1	0	1,2	0	1	2	3	4	5	6	7	Z	Z	Z	Z	HL	VL
1	1	0	0	1	1	1,2	0	1	2	3	4	5	6	Z	Z	Z	Z	7	HL	VL
1	1	1	0	0	1	1	0	1	2	3	4	5	6	7	8	9	10	13	HL	VL
1	1	1	0	0	1	2	0	1	2	3	4	5	6	7	8	9	10	11	HL	VL
1	1	1	0	0	0	1,2	0	1	2	3	4	5	6	7	8	9	10	11	HL	VL
1	1	1	0	1	Х	1,2	0	1	2	3	4	5	6	7	8	9	10	11	HL	VL
1	0	0	1	0	0	0	0	1	2	3	4	5	6	7	8	9	10	11	HL	VL
1	0	0	1	0	1	0	0	1	2	3	4	5	6	7	8	9	10	DL	HL	VL
1	0	0	1	1	0	0	0	1	2	3	4	5	6	7	8	Z	Z	Z	HL	VL
1	0	0	1	1	1	0	0	1	2	3	4	5	6	7	8	Z	Z	DL	HL	VL

Table 5. Output Map (DBL = 0 or DBL = 1, First Word)

14-Bit GMSL Deserializer with Coax or STP Cable Input

	BIT SETTING					OUTPUT BITS (SECOND WORD)														
DB	HV	BW	HB	CR	DE	SC*	B0	B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13
1	0	0	0	0	Х	3	11	12	13	14	15	16	17	18	19	20	21	Z	Z	Z
1	0	0	0	1	Х	3	8	9	10	11	12	13	14	15	Z	Z	Z	Z	Z	Z
1	0	1	0	0	Х	3	15	16	17	18	19	20	21	22	23	24	25	26	27	28
1	0	1	0	1	Х	3	12	13	14	15	16	17	18	19	20	21	22	23	Z	Z
1	1	0	0	0	0	1,2	11	12	13	14	15	16	17	18	19	20	21	Z	ΗΗ	VH
1	1	0	0	0	1	1,2	11	12	13	14	15	16	17	18	19	20	Z	21	ΗΗ	VH
1	1	0	0	1	0	1,2	8	9	10	11	12	13	14	15	Z	Z	Z	Z	HH	VH
1	1	0	0	1	1	1,2	8	9	10	11	12	13	14	Z	Z	Z	Z	15	ΗΗ	VH
1	1	1	0	0	1	1	15	16	17	18	19	20	21	22	23	24	25	28	ΗΗ	VH
1	1	1	0	0	1	2	15	16	17	18	19	20	21	22	23	24	25	26	HH	VH
1	1	1	0	0	0	1,2	15	16	17	18	19	20	21	22	23	24	25	26	HH	VH
1	1	1	0	1	Х	1,2	12	13	14	15	16	17	18	19	20	21	22	23	HH	VH
1	0	0	1	0	0	0	12	13	14	15	16	17	18	19	20	24	25	26	HH	VH
1	0	0	1	0	1	0	12	13	14	15	16	17	18	19	20	24	25	DH	HH	VH
1	0	0	1	1	0	0	9	10	11	12	13	14	15	16	17	Z	Z	Z	НН	VH
1	0	0	1	1	1	0	9	10	11	12	13	14	15	16	17	Z	Z	DH	HH	VH

Table 6. Output Map (DBL = 1, Second Word)

Table 7. Legend

BIT	SETTINGS		MAPPED SYNC OUTPUTS
DB	DB Double mode bit DBL		HSYNC (when DBL = 0)
HV	H/V Encoding bit HVEN	V	VSYNC (when DBL = 0)
BW	BWS bit	D	DE (when DBL = 0)
HB	HB HIBW bit		HSYNC (high word, DBL = 1)
CR	PXL_CRC bit	VH	VSYNC (high word, DBL = 1)
DE	DEEN	DH	DE (high word, DBL = 1)
SC*	HV_SRC (dec)	HL	HSYNC (low word, DBL = 1)
X	1 or 0	VL	VSYNC (low word, DBL = 1)
BIT	COLOR	DL	DE (low word, DBL = 1)
	Sync Bits	#	Serial Bits
	Output on first word	Z	Zero
	Output on second word		
	Zero		

*HV_SRC is automatically set by default. MAX96705 mode automatically sets HV_SRC to 0, 1, or 3 according to the other bit settings above. MAX96707 mode automatically sets HV_SRC to 0, 2, or 3 according to the other bit settings above.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Control-Channel Interfaces

l²C

Set I2CSEL = 1 to configure the control channel for I²Cto-I²C mode. In this mode, the control channel forwards I²C commands from the microcontroller side to the other side of the GMSL link. The remote device acts as an I²C master to the other peripherals connected to the remote side device. I²C-to-I²C mode uses clock stretching to hold the microcontroller until the data and the acknowledge/ no-acknowledge have been sent across the link.

I²C Bit Rate

The I²C interface accepts bit rates from 9.6kbps to 1Mbps. The local I²C rate is set by the microcontroller. The remote I²C rate is set by the remote device. By default the control channel is set up for a 400kbps-to-I²C bit rate. Program the I²C_MSTBT and SLV_SH bits (register 0x0D) to match the desired microcontroller I²C rate.

Software Programming of the Device Addresses

The serializer and deserializer have programmable device addresses. This allows multiple GMSL devices, along with I²C peripherals, to coexist on the same control channel. The serializer device address is in register 0x00 of each device, while the deserializer device address is in register 0x01 of each device. To change a device address, first write to the device whose address changes (register 0x00 of the serializer for serializer device address change, or register 0x01 of the deserializer for deserializer device address change). Then write the same address into the corresponding register on the other device (register 0x00 of the deserializer for serializer device address change, or register 0x01 of the serializer device address change, or register 0x01 of the serializer for deserializer device address change).

I²C Address Translation

The device supports I²C address translation for up to two device addresses. Use address translation to assign unique device addresses to peripherals with limited I²C addresses. Source addresses (address to translate from) are stored in registers 0x09 and 0x0B. Destination addresses (address to translate to) are stored in registers 0x0A and 0x0C.

Configuration Blocking

The device can block changes to its registers. Set CFGBLOCK to make all registers read only. Once set, the registers remain blocked until the supplies are removed or until PWDNB is low.

Cascaded/Parallel Devices

GMSL supports cascaded and parallel devices connected through I²C. When cascading or using parallel links, all I²C commands are forwarded to all links. Each link attempts to hold the control channel until it receives an acknowledge/non-acknowledge from the remote side device. It is important to keep the control channel active between links in order to prevent timeout. If a link is unused, keep the control channel clear by turning on the configuration link, disconnecting the I²C lines, or powering down the unused device.

Dual µC Control

Most systems use a single microcontroller; however, μ Cs can reside on each side simultaneously and trade off running the control channel. Contention occurs if both μ Cs attempt to use the control channel at the same time. It is up to the user to prevent this contention by implementing a higher-level protocol. In addition, the control channel does not provide arbitration between I²C masters on both sides of the link. An acknowledge frame is not generated when communication fails due to contention. If communication across the serial link is not required, the μ Cs can disable the forward and reverse control channel using the FWDCCEN and REVCCEN bits (0x04, D[1:0]) in the serializer/deserializer. Communication across the serial link is stopped and contention between μ Cs cannot occur.

Packet-Based Control-Channel I²C

Packet-based control-channel I^2C is not enabled by default. To enable packet-based I^2C , set PKTCC_EN = 1 in the deserializer and wait 2ms. During this time, the deserializer automatically enables packet-based control channel in the serializer.

The internal bit rate used by the packet control channel does not depend on the I²C bit rate used by the host μ C. The raw forward control channel bit rate is the same as PCLK (e.g., 10Mbps when f_{PCLK} is 10MHz). The raw reverse-channel bit rate is 850kbps typically (425kbps when HIM = 1). The packet length is 9 bits + the CRC bit length, and affects the overall symbol rate. A larger CRC bit length lowers the overall symbol rate.

The latency of GPI/GPO transitions depend on the packet length. The latency of an $I^{2}C$ transmission across the control channel depends on both the incoming/outgoing SCL rate and the control-channel symbol rate. Sending a single byte from serializer to deserializer has an additional delay of 4 SCL bit times + 1.5 symbols. Sending a single byte from deserializer to serializer has an additional delay of 5 SCL bit times + 1.5 Symbols.

14-Bit GMSL Deserializer with Coax or STP Cable Input

UART

Set I2CSEL = 0 to configure the control channel for UART or UART to I²C. In this mode, the control channel forwards UART commands from the microcontroller side to the other side of the GMSL link. When INTTYPE = 00, the remote device acts as an I²C master to the other peripherals connected to the remote side device. UART-to-I²C mode does not support devices that use clock stretching.

Base Mode

In base mode, UART packets control the serializer, deserializer and attached peripherals.

UART Timing

In base mode, the UART idles high (through a pullup resistor). Each GMSL-UART byte consists of a START bit, 8 data bits, an even-parity bit and a stop bit (Figure 20). Keep the idle time between bytes of the same UART packet to less than 4 bit times. The GMSL-UART protocol is listed in Figure 21. A write packet consists of a SYNC byte (Figure 22). Device address byte, Starting register address byte, number of bytes to write, and the data bytes. The slave device responds with an acknowledge byte (Figure 23) if the write was successful. A Read packet consists of a SYNC byte, Device address byte, Starting register address byte, and number of bytes to read. The slave device responds with an acknowledge byte and the read data bytes.



Figure 20. GMSL-UART Data Format for Base Mode



Figure 21. GMSL-UART Protocol for Base Mode



D0 D1 D2 D3 D4 D5 D6 D7 PARITY STOP START 0 0 0 0 1 1 1 1

Figure 22. SYNC Byte (0x79)

Figure 23. ACK Byte (0xC3)

14-Bit GMSL Deserializer with Coax or STP Cable Input

UART-to-I²C Conversion

When using the UART control channel, the remote-side device can communicate to I²C peripherals through UART-to-I²C conversion. Set the INTTYPE bits in the remote side device to "00" to activate UART-to-I²C conversion. The converted I²C bit rate is the same as the incoming UART bit rate. I²C peripherals must not use clock stretching in order to be compatible with UART-to-I²C conversion.

There are two possible methods the devices use to convert UART to I²C. In the first method, I2CMETHOD = 0. The register address is sent with the I²C communication (Figure 24). For devices that do not use a register address (such as the MAX7324) set I2CMETHOD = 1 and send a dummy byte in place of the register address (Figure 25). In this method, the remote device omits sending the register address.



Figure 24. Format Conversion Between GMSL UART and I^2C with Register Address (I2CMETHOD = 0)



Figure 25. Format Conversion Between GMSL UART and I^2C with Register Address (I2CMETHOD = 1)

14-Bit GMSL Deserializer with Coax or STP Cable Input

Table 8. Default-Device Address

D7	D6	D5	D4	D3	D2	D1	D0
1	ADD3	ADD2	1	ADD1	ADD0	0	R/W

Note: ADD[3:0] pin settings latched at power-up.

UART Bypass Mode

In UART bypass mode, the control channel acts as a full-duplex 9.6kbps to 1Mbps link that forwards UART commands across the serial link without responding to the packets themselves. Set MS high to enter bypass mode (wait 1ms after setting bypass mode if the μ C is connected on the deserializer side). Bypass uses bit rates from 9.6kbps to 1Mbps. Do not send a logic-low value longer than 100µs when using the GPI/GPO functionality.

Device Address

The SerDes have a 7-bit-long slave address stored in registers 0x00 and 0x01. The bit following a 7-bit slave address is the R/W bit, which is low for a write command and high for a read command. External inputs determine the default slave address as shown in <u>Table 8</u>. After start-up, a microcontroller can reprogram the slave address as needed.

Cable Equalizer

By default, the cable equalizer is enabled and set to Adaptive mode. Set AEQ_EN = 0 to switch to manual EQ mode. EQTUNE determines the boost level in manual EQ mode (see <u>Table 9</u>). Set EN_EQ = 0 to disable all equalization (manual or automatic).

The auto-equalization level is determined during seriallink locking. Set AEQ_MAN_TRG_REQ = 1 to re-trigger auto equalization. Set AEQ_PER_MODE = 1 to set up periodic AEQ.

ERRB Output

The deserializer has an open-drain ERRB output. This output asserts low whenever any of the following conditions occur:

- The number of detected errors exceeds the error thresholds during normal operation. Read DET_ERR, set auto-error reset, or re-lock the link to clear.
- Exceeding the maximum number control channel retries. Read MAX_RT_ERR to clear.
- Measured eye width falls below a programmable threshold (40% by default). Re-trigger an eye-width measurement (above the threshold) to clear.

Table 9. Cable-Equalizer Boost Levels

BOOST SETTING (MANUAL AND ADAPTIVE EQ)	TYPICAL BOOST GAIN AT 750MHZ (DB)
0000	1.6
0001	2.1
0010	2.8
0011	3.5
0100	4.3
0101	5.2
0110	6.3
0111	7.3
1000	8.5
1001	9.7 Power-up default for Manual EQ*
1010	11.0
1011	12.2

*Automatic EQ is enabled by default.

Additional conditions that set ERRB (disabled by default) include:

- Insufficient boost at maximum boost setting (set UNDERBST_DET_EN = 1). Retrigger the equalization calibration to clear.
- Control-channel CRC errors (set CC_CRC_ERR_EN = 1 to enable). Read CC_CRC_ERRCNT to clear. Requires packet control channel (PKTCC = 1).
- Video line CRC errors (turn on video-line CRC to enable). Read LINE CRC ERR to clear.

Auto-Error Reset

The default method to reset errors is to read the respective error counter registers in the deserializer. Auto-error reset clears the error counters DET_ERR ~1µs after ERR goes low. Auto-error reset is disabled on power-up. Enable auto-error reset through AUTORST. Auto-error reset does not run when the device is in PRBS test mode.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Board Layout

Power-Supply Circuits and Bypassing

The deserializer uses an AVDD and DVDD of 1.7V to 1.9V. All inputs and outputs, except for the serial input, derive power from an IOVDD of 1.7V to 3.6V that scales with IOVDD. Proper voltage-supply bypassing is essential for high-frequency circuit stability.

High-Frequency Signals

Separate the LVCMOS logic signals and CML/coax highspeed signals to prevent crosstalk. Use a four-layer PCB with separate layers for power, ground, CML/coax, and LVCMOS logic signals. Layout STP PCB traces close to each other for a 100 Ω differential characteristic impedance. The trace dimensions depend on the type of trace used (microstrip or stripline). Note that two 50 Ω PCB traces do not have 100 Ω differential impedance when brought close together—the impedance goes down when the traces are brought closer. Use a 50 Ω trace for the single-ended output when driving coax. Route the PCB traces for differential CML in parallel to maintain the differential characteristic impedance. Avoid vias. Keep PCB traces that make up a differential pair equal in length to avoid skew within the differential pair.

ESD Protection

ESD tolerance is rated for Human Body Model, IEC 61000-4-2, and ISO 10605. The ISO 10605 and IEC 61000-4-2 standards specify ESD tolerance for electronic systems. The serial outputs are rated for ISO 10605 ESD protection and IEC 61000-4-2 ESD protection. All pins are tested for the Human Body Model. The Human Body Model discharge components are CS = 100pF and RD = $1.5k\Omega$ (Figure 26). The IEC 61000-4-2 discharge components are CS = 150pF and RD = 330Ω (Figure 27). The ISO 10605 discharge components are CS = 330pF and RD = $2k\Omega$ (Figure 28).

Compatibility with Other GMSL Devices

The device is designed to pair with the MAX96705–MAX96711 family of devices, but interoperates with any GMSL device. See Table 10 for operating limitations.



Figure 26. Human Body Model ESD Test Circuit



Figure 27. IEC 61000-4-2 Contact Discharge ESD Test Circuit



Figure 28. ISO 10605 Contact Discharge ESD Test Circuit

DESERIALIZER FEATURE	GMSL SERIALIZER
HSYNC/VSYNC encoding	If feature not supported in the serializer, turn off in the deserializer.
l ² C-to-l ² C	If feature not supported in the serializer, use UART-to-I2C or UART-to-UART.
Packet control channel	If feature not supported in the serializer, use Legacy control channel.
CRC error detection	If feature not supported in the serializer, turn off in the deserializer.
Double input	If feature not supported in the serializer, data is output as a single word at half the input frequency. Use Crossbar switch to correct input mapping.
Соах	If feature not supported in the serializer, connect unused serial input through 200nF and 50Ω in series to AVDD, and set the reverse control-channel amplitude to 100mV.
I ² S encoding	If supported in the serializer, disable I ² S in the serializer
High-bandwidth mode	If feature not supported in the serializer, turn off in the deserializer.
High-immunity mode	If feature not supported in the serializer, turn off in the deserializer.

Table 10. Feature Compatibility

Device Configuration and Component Selection

Internal Input Pulldowns

The control and configuration inputs include a pulldown resistor to GND. External pulldown resistors are not needed.

Multifunction Inputs

The device has several inputs/outputs that function both as a parallel input/output and as a configuration pin. On power-up, or when reverting from a power-down state, the pins act as configuration inputs. After latching the input state, the configuration inputs become parallel digital input/outputs. Connect a configuration input through a $30k\Omega$ resistor to IOVDD to set a high level. Leave the configuration input open to set a low level.

I²C/UART Pullup Resistors

The I²C and UART open-drain lines require a pullup resistor to provide a logic-high level. There are tradeoffs between power dissipation and speed, and a compromise may be required when choosing pullup resistor values. Every device connected to the bus introduces some capacitance even when the device is not in operation. I²C specifies 300ns rise times (30% to 70%) for fast mode, which is defined for data rates up to 400kbps. See the I²C specifications in the I²C/UART Port Timing section in the AC Electrical Characteristics table for details. To meet the fast-mode rise-time requirement, choose the pullup resistors so that rise time t_R = 0.85 x R_{PULLUP} x C_{BUS} < 300ns. The waveforms are not recognized if the transition time becomes too slow. GMSL supports I²C/UART rates up to 1Mbps (UART-to-I²C mode) and 400kbps (I²C-to-I²C mode).

AC-Coupling Capacitors

Voltage droop and the digital sum variation (DSV) of transmitted symbols cause signal transitions to start from different voltage levels. Because the transition time is fixed, starting the signal transition from different voltage levels causes timing jitter. The time constant for an AC-coupled link needs to be chosen to reduce droop and jitter to an acceptable level. The RC network for an AC-coupled link consists of the CML/coax receiver termination resistor (R_{TR}) , the CML/coax driver termination resistor (R_{TD}) , and the series AC-coupling capacitors (C). The RC time constant for four equal-value series capacitors is (C x (R_{TD} + R_{TR}))/4. R_{TD} and R_{TR} are required to match the transmission line impedance (usually 100Ω differential, 50Ω single-ended). This leaves the capacitor selection to change the system time constant. Use 0.2µF or larger high-frequency surface-mount ceramic capacitors, with sufficient voltage rating to withstand a short to battery, to pass the lower-speed reverse control-channel signal. Use capacitors with a case size less than 3.2mm x 1.6mm to have lower parasitic effects to the high-speed signal.

Cables and Connectors

Interconnect for CML typically has a differential impedance of 100 Ω . Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Coax cables typically have a characteristic impedance of 50 Ω (contact the factory for 75 Ω operation). <u>Table 11</u> lists the suggested cables and connectors used in the GMSL link.

14-Bit GMSL Deserializer with Coax or STP Cable Input

VENDOR	CONNECTOR	CABLE	TYPE	
Rosenberger	59S2AX-400A5-Y	Dacar 302	Coax	
Rosenberger	D4S10A-40ML5-Z	Dacar 538	STP	
Nissei	GT11L-2S	F-2WME AWG28	STP	
JAE	MX38-FF	A-BW-Lxxxxx	STP	

Table 11. Suggested Connectors and Cables for GMSL

PRBS

The serializer includes a PRBS pattern generator that works with bit-error verification in the deserializer. To run the PRBS test, set PRBSEN = 1 (0x04, D5) in the deserializer, then in the serializer. To exit the PRBS test, set PRBSEN = 0 (0x04, D5) in the serializer. The deserializer automatically ends PRBS checking and sets the PRBS_OK bit high. Note that during PRBS mode, the remote control channel is not available except to exit PRBS mode if I2C_LOC_ACK=1; otherwise, the remote control channel is not available at all.

To run the PRBS with a 3Gbps SerDes, or when HIBW = 1, first set the PRBS_TYPE bit = 0 in the MAX967XX. Then set PRBSEN = 1 (0x04, D5) in the serializer, then in the deserializer. To exit the PRBS test, set PRBSEN = 0 (0x04, D5) in the deserializer, then in the serializer.

During PRBS test, ERRB function changes to reflect PRBS errors only. ERRB goes low when any PRBS errors occur. ERRB goes high when the PRBS error counter is reset when PRBS_ERR is read. Normal ERRB function resumes when exiting the PRBS test.

GPI/GPO

GPO on the serializer follows GPI transitions on the deserializer. By default, the GPI-to-GPO delay is 0.35ms (max). Keep the time between GPI transitions to a minimum 0.35ms. GPI_IN the deserializer stores the GPI input state. GPO is low after power-up. The μ C can set GPO by writing to the SET_GPO register bit. Do not send a logic-low value on the deserializer RX/SDA input (UART mode) longer than 100µs in either base or bypass mode to ensure proper GPO/GPI functionality.

Fast Detection of Loss-of-Lock

A measure of link quality is the recovery time from loss of synchronization. The host can be quickly notified of loss-of-lock by connecting the deserializer's LOCK output to the GPI input (when PKTCC_EN = 0). If other sources use the GPI input, such as a touch-screen controller, the μ C can implement a routine to distinguish between interrupts from loss-of-sync and normal interrupts. Reverse control-channel communication does not require an active forward link to operate and accurately tracks the LOCK status of the GMSL link. LOCK asserts for video link only and not for the configuration link.

Providing a Frame Sync (Camera Applications)

The GPI and GPO provide a simple solution for camera applications that require a frame sync signal from the ECU (e.g., surround-view systems). Connect the ECU frame sync signal to the GPI input and connect the GPO output to the camera-frame sync input. GPI/GPO have a typical delay of 275µs in legacy mode and 21µs in packet mode (with 5-bit CRC). Skew between multiple GPI/GPO channels is 115µs (max) in legacy mode and 21µs (max) in packet mode. If a lower-skew signal is required in legacy mode, connect the camera's frame-sync input to one of the serializer's GPIOs and use an I²C broadcast write command to change the GPIO output state. This has a maximum skew of 1.5µs, independent from the used I²C bit rate. In packet-based control-channel mode, set GPI COMP EN = 1 in both the serializer and the deserializer to turn on GPI/GPO compensation. This reduces the device-to-device skew to 0.35µs.

Entering/Exiting Sleep Mode

The procedure for entering and exiting sleep mode depends on the location of the microcontroller, and the type of control-channel interface used. If wake-up from a remote-side (serializer-side) microcontroller is not needed or desired, set the DIS_RWAKE bit = 1 to shut down remote wake-up for further power savings.

Legacy Control Channel

When μ C is on the deserializer side, first put the serializer to sleep, or disable serialization. Next, set SLEEP = 1 in deserializer. The device sleeps after 8ms. To wake up the device, send an arbitrary control-channel command to the deserializer (the device will not send an acknowledge), wait for 5ms for the chip to power up and then set SLEEP = 0 to make the wake-up permanent.

When μ C is on the serializer side, set SLEEP = 1 in deserializer. Next, disable serialization. The device sleeps after 8ms. To wake up the deserializer, reenable serialization. The deserializer wakes up and clears its SLEEP bit when it locks to the serializer.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Packet-Based Control Channel

When μ C is on the deserializer side, first put the serializer to sleep, or disable serialization. Next, set SLEEP = 1 in deserializer. The device sleeps after 8ms. To wake up the deserializer, send an arbitrary control-channel command to deserializer (the device will not send an acknowledge), wait for 5ms for the chip to power up, then set SLEEP = 0 to make the wake-up permanent. When μ C is on the serializer side, Set SLEEP = 1 in deserializer. Next, disable serialization in the serializer. The device sleeps after 8ms. To wake up the deserializer, reenable serialization. The deserializer wakes up and clear its SLEEP bit when it locks to the serializer.

Typical Application Circuit



Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE
MAX96706GTJ+	-40°C to +115°C	32 TQFN-EP*
MAX96706GTJ+T	-40°C to +115°C	32 TQFN-EP*
MAX96706GTJ/V+	-40°C to +115°C	32 TQFN-EP*
MAX96706GTJ/V+T	-40°C to +115°C	32 TQFN-EP*

N denotes an automotive qualified product.

+Denotes a lead(Pb)-free/RoHS-compliant package.

*EP = Exposed pad.

T = Tape and reel.

14-Bit GMSL Deserializer with Coax or STP Cable Input

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/16	Initial release	_

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.